Direct RambusRIMMMemory Module Specification This document outlin
|
|
|
Top Searches for this datasheet
64MB RIMMModule with 128/144Mb RDRAMs
Direct RambusRIMMMemory Module Specification
This document outlines specifications HCD's Direct Rambus RIMM Module which consists 128Mb 144Mb Direct Rambus DRAM devices. supports applications with 600, speed grades both nonECC modules.
Table Model Numbers Frequency
Model Numbers HR064N04E HR064N04D HR064N04C HR064N04B HR064E04E HR064E04D HR064E04C HR064E04B Description 64MB 16bit 600MHz non-ECC 64MB 16bit 700MHz non-ECC 64MB 16bit 700MHz non-ECC 64MB 16bit 800Mhz non-ECC 64MB 18bit 600MHz 64MB 18bit 700MHz 64MB 18bit 700MHz 64MB 18bit 800MHz Components 128Mb 4pcs 128Mb 4pcs 128Mb 4pcs 128Mb 4pcs 144Mb 4pcs 144Mb 4pcs 144Mb 4pcs 144Mb 4pcs
FEATURES
184-pin spacing. 128Mb/144Mb Direct RDRAM CSPs. Operates from volt supply Serial Presence Detect support (SPD). power power down self-refresh modes. Gold contacts. Optimizes time delays. Superior design manufacturing techniques.
Figure Direct RambusRIMMModule without Heat Spreader
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs Table Module Number Signal Names
Signal Name LDQA8 LDQA6 LDQA4 LDQA2 LDQA0 LCTMN LCGnd LROW1 LCOL4 LCOL2 LCOL0 LDQB1 LDQB3 LDQB5 LDQB7 LSCK Vcmos SOUT Vcmos Signal Name LDQA7 LDQA5 LDQA3 LDQA1 LCFM LCFMN LROW2 LROW0 LCOL3 LCOL1 LDQB0 LDQB2 LDQB4 LDQB6 LDQB8 LCMD Vcmos Vcmos Signal Name Vref SVdd RSCK RDQB7 RDQB5 RDQB3 RDQB1 RCOL0 RCOL2 RCOL4 RROW1 RCGnd RCTMN RDQA0 RDQA2 RDQA4 RDQA6 RDQA8 B701 Signal Name Vref SVdd RCMD RDQB8 RDQB6 RDQB4 RDQB2 RDQB0 RCOL1 RCOL3 RROW0 RROW2 RCFMN RCFM RDQA1 RDQA3 RDQA5 RDQA7
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs Table Module Connector Description
Signal Module Connector Pads A11, A13, A15, A17, A19, A21, A23, A25, A27, A29, A31, A33, A39, A52, A60, A62, A66, A68, A70, A72, A74, A76, A80, A82, A84, A86, A88, A90, B11, B13, B17, B19, B21, B23, B25, B27, B31, B33, B39, B52, B60, B62, B66, B68, B70, B72, B74, B76, B80, B82, B84, B86, B88, B90, A20, B20, A22, B22, VCMOS Type Description
Ground reference RDRAM core interface, 72PCB connector pads.
LCFM LCFMN LCMD LCOL4 LCOL0 LC
Clock from master. Interface clock used receiving signals from Channel. Positive polarity. Clock from master. Interface clock used receiving signals from Channel. Negative polarity. Serial Command used read from write control registers. Also used power management. Column bus. 5-bit containing control address information column accesses. Clock Master. Interface clock used transmitting signals Channel. Positive polarity. Clock master. Interface clock used transmitting signals Channel. Negative polarity. Data 9-bit carrying byte read write data between Channel RDRAM. LDQA8 nonfunctional modules with RDRAM devices. Data 9-bit carrying byte read write data between Channel RDRAM. LDQB8 nonfunctional modules with RDRAM devices. bus. 3-bit containing control address information accesses. Serial clock input. Clock source used read from write RDRAM control registers. These pads connected. These connector pads reserved future use. Clock from master. Interface clock used receiving signals from Channel. Positive polarity. Clock from master. Interface clock used receiving signals from Channel. Negative polarity.
LCTMN LDQA8 LDQA0
LDQB8 LDQB0 LROW2L ROW0 LSCK
B32, A32, B30, A30, B28, A28, B26, A26,
B16, A18, A16, B14, A38, B38, A40, B40, A43, B43, A44, B44, A45, B45, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50, A77,
VCMOS
RCFM
RCFMN
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs Table Module Connector Description (cont.)
Signal RCMD RCOL4 RCOL0 RCRCTMN RDQA8 RDQA0 RDQB8. RDQB0 RROW2 RROW0 RSCK SOUT SVdd VCMOS Vref A73, B73, A71, B71, A91, B91, A89, B89, A87, B87, A85, B85, B61, A61, B63, A63, B65, A65, B67, A67, B77, A75, A56, A35, B35, A37, A41, A42, A54, A58, B41, B42, B54, A51, SVDD Module Connector Pads Type VCMOS VCMOS SVDD SVDD SVDD SVDD SVDD VCMOS VCMOS Description Serial Command Input. used read from write control registers. Also used power management. Column bus. 5-bit containing control address information column accesses. Clock master. Interface clock used transmitting signals Channel. Positive polarity. Clock master. Interface clock used transmitting signals Channel. Negative polarity. Data 9-bit carrying byte read write data between Channel RDRAM. RDQA8 nonfunctional modules with RDRAM devices. Data 9-bit carrying byte read write data between Channel RDRAM. RDQB8 nonfunctional modules with RDRAM devices. bus. 3-bit containing control address information accesses. Serial Clock input. Clock source used read from write RDRAM control registers. Serial Presence Detect Address Serial Presence Detect Address Serial Presence Detect Address Serial Presence Detect Clock. Serial Presence Detect Data (Open Collector I/O). Serial reading from writing control registers. Attaches SIO0 first RDRAM module. Serial reading from writing control registers. Attaches SIO1 last RDRAM module. Voltage. Used signals SCL, SDA, SWE, SA0, SA2. Serial Presence Detect Write Protect (active high). When low, written well read. CMOS Voltage. Used signals CMD, SCK, SIN, SOUT. Supply voltage RDRAM core interface logic. Logic threshold reference voltage signals.
Page
Rev. 1.31 2001
RDRAMs Plus Near Connector
RDRAMs
RDRAM
64MB RIMMModule with 128/144Mb RDRAMs
Figure Functional Block Diagram
LSCK LCMD Vref
SOUT RSCK RCMD
Note Rambus Channel signals form loop through RIMM module, with exception chain. Note Serial Presence Detection Specification information device contents.
LDQA8 LDQA7 LDQA6 LDQA5 LDQA4 LDQA3 LDQA2 LDQA1 LDQA0 LCFM LCFMN LCLCTMN LROW2 LROW1 LROW0 LCOL4 LCOL3 LCOL2 LCOL1 LCOL0 LDQB0 LDQB1 LDQB2 LDQB3 LDQB4 LDQB5 LDQB6 LDQB7 LDQB8 DQA8 DQA7 DQA6 DQA5 DQA4 DQA3 DQA2 DQA1 DQA0 CFMN CCTMN ROW2 ROW1 ROW0 COL4 COL3 COL2 COL1 COL0 DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8 DQA8 DQA7 DQA6 DQA5 DQA4 DQA3 DQA2 DQA1 DQA0 CFMN CCTMN ROW2 ROW1 ROW0 COL4 COL3 COL2 COL1 COL0 DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8 DQA8 DQA7 DQA6 DQA5 DQA4 DQA3 DQA2 DQA1 DQA0 CFMN CCTMN ROW2 ROW1 ROW0 COL4 COL3 COL2 COL1 COL0 DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8
DQA8 DQA7 DQA6 DQA5 DQA4 DQA3 DQA2 DQA1 DQA0 CFMN CCTMN ROW2 ROW1 ROW0 COL4 COL3 COL2 COL1 COL0 DQB0 DQB1 DQB2 DQB3 DQB4 DQB5 DQB6 DQB7 DQB8
RDQA8 RDQA7 RDQA6 RDQA5 RDQA4 RDQA3 RDQA2 RDQA1 RDQA0 RCFM RCFMN RCRCTMN RROW2 RROW1 RROW0 RCOL4 RCOL3 RCOL2 RCOL1 RCOL0 RDQB0 RDQB1 RDQB2 RDQB3 RDQB4 RDQB5 RDQB6 RDQB7 RDQB8
Serial Presence Detect
RDRAM (128/144Mb)
RDRAM (128/144Mb)
RDRAM (128/144Mb)
RDRAM (128/144Mb)
SVDD
SIO0 SIO1 Vref
SIO0 SIO1 Vref
SIO0 SIO1 Vref
SIO0 SIO1 Vref
Page
Rev. 1.31 2001
Module Capacity
VCMOS
VREF
64MB RIMMModule with 128/144Mb RDRAMs Table Absolute Maximum Ratings
Symbol Parameter Unit
I,ABS DD,ABS STORE
Voltage applied CMOS signal with respect Gnd. Voltage with respect Gnd. Storage temperature.
VDD+ VDD+
Table Recommended Electrical Conditions
Symbol Parameter Unit
CMOS IL,CMOS IH,CMOS OL,CMOS OH,CMOS IREF ISCK,CMD ISIN,SOUT
Supply voltage CMOS power supply 2.5V controllers: CMOS power supply 1.8V controllers: Reference voltage input voltage input high voltage CMOS input voltage CMOS input high voltage CMOS output voltage OH,CMOS CMOS output high voltage OH,CMOS -0.25mA current REF,MAX CMOS input leakage current VCMOS VDD) CMOS input leakage current CMOS
2.5-0.13 0.13 -0.3 0.5VCMOS+0.25 VCMOS-0.3 RDRAMsa RDRAMsa -10.0
2.5+0.13 0.25 0.5VCMOS-0.25 0.5VCMOS RDRAMsa RDRAMsa 10.0
Table RIMM Module Capacity
RIMM Module Capacity:
Number 128Mb RDRAM devices: 256/288 128/144 96/108 64/72
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs Table Electrical Specifications
Symbol Parameter Conditions Module Impedance (RSL). Module Impedance (CMOS). Propagation delay, signalsa. Propagation delay variation signals with respect TPDc,d 12device modules. Propagation delay variation signals with respect TPDc,d device modules. Propagation Delay variation signals with respect average clock delay Attenuation Limit. Forward crosstalk coefficient (300ps input rise time @20-80%). Backward crosstalk coefficient (300ps input rise time @2080%). 25.2 23.8 -100 30.8 32.2 Table Table Table Table Units
TPD-CMOS V/VIN VXF/VIN VXB/VIN
Average clock delay from finger finger clock nets (CTM, CTMN, CFM, CFMN). Table lists parameters specifications different storage capacity RIMM Modules that 128Mb 144Mb RDRAM devices. Average clock delay defined average delay from finger finger clock nets (CTM, CTMN, CFM, CFMN). RIMM module meets following specification, then compliant specification.
Table Electrical Specifications RIMM Modules
RIMM Module Capacity
Symbol
Number 128/144 RDRAMs: Parameter Condition RIMM Freq. modules
256/288
128/14
96/MB
64/72
Units
Propagation Delay, signals.
-800 -711 -600 -800 -711 -600 -800 -711 -600 -800 -711 -600 -800 -711 -600
2.06 2.06 2.10
1.56 1.56 1.60
1.40 1.40 1.40
1.25 1.25 1.25
V/VIN
Attenuation Limit.
VXF/VIN
Forward crosstalk coefficient (300ps input rise time @20-80%). Backward crosstalk coefficient (300ps input rise time @20-80%).
VXB/VIN
Resistance.
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs Figure Physical Dimension
Figure Rambus RIMM Module
Page
Rev. 1.31 2001
64MB RIMMModule with 128/144Mb RDRAMs
1267 Borregas Avenue Sunnyvale, 94089 Phone: 408-743-9700 Fax: 408-743-9701 standard.mod@hcd21.com
2001, High Connection Density, Inc.
Page
Rev. 1.31 2001
Other recent searches
uPC2709TB - uPC2709TB uPC2709TB Datasheet
TPCS8213 - TPCS8213 TPCS8213 Datasheet
SCA103T - SCA103T SCA103T Datasheet
LDTC144VLT1G - LDTC144VLT1G LDTC144VLT1G Datasheet
ICS8432-101 - ICS8432-101 ICS8432-101 Datasheet
CMLT5551HC - CMLT5551HC CMLT5551HC Datasheet
BGE788C - BGE788C BGE788C Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
