ST62 MAKE DIGITAL APPLICATION REQUIREMENTS HITE INNO TA

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ST62 MAKE DIGITAL APPLICATION REQUIREMENTS HITE INNO TA

Datasheet Thumbnail

Top Searches for this datasheet

ST62 FAMILY
ST62 MAKE DIGITAL
APPLICATION REQUIREMENTS
HITE INNO
TASKS TURE
HIGH
INDU T7YN TANDARD
TICAL
STP6LICIATINOGS
MEDIUM
PERFORMANCE
CORES FEATURES
FEATURES
Architecture Direct Address Space Internal Clock speed Instruction speed instructions Multiply Divide Interrupt
Serial 8bit Accumulator 615kHz 6.5us vectors
Parallel 8bit Accumulator 8MHz 0.38us (2.75us) vectors
ST9+
Parallel 8/16bit Register File 25MHz 160ns (1.1us) (1.3us) vectors
PIONEER MAKING EASY FROM DESIGN.
ST62 REALIZER MAKES DESIGN SIMPLE Graphic capture Automatic generation assembly code STARTER KITS MORE HEAVY INVESTMENT Includes software tools, samples programming board ECONOMICAL FAST DESIGN VALIDATION Prototypes preseries extensively used NOISE IMMUNITY GUARANTEES EASY INDUSTRIALISATION ST62 wide tolerance power supply noise Shieldings adjustment capacitors should necessary
VOLUME PRODUCTION COST FLEXIBILITY TRADEOFF
WEEKS LEAD TIMES Make last minutes software changes transparent Easily manage production down variations Reduced number references FASTROM CUSTOM PRODUCTS WEEKS Reduced fixed cost compared Minimum price overhead versus LOWEST PRICES WITH WEEKS LEAD TIMES Ideally suited stable production high volumes SWITCH FROM OTHER ALWAYS POSSIBLE
ST62 SMALL RUGGED
FAMILY SMALL MICROCONTROLLERS memory pins COST OPTIMIZED DEVICES from 0.75 (high volume) from 0.50 (high volume) Reduced system cost integration noise immunity EASY DEVICES Development tools Easy transfer production
ST62 CORE
CORE
Core Accumulator based prioritized interrupt vectors Fastest reaction changes Modular software development Full instruction easy programing basic instructions addressing modes Program addressed data space WAIT STOP modes typical STOP typical WAIT
ST62 INPUTS
Interrupts Every Flexible Wise Configurable for: Interrupt, Pull Push-Pull Open Drain, input. Wake from Stop Mode +/-5mA injection current CORE Cost Multiple ADCs Succesive Approximation Many inputs Small Devices analog inputs short circuited analog input analog inputs analog switch
ST62 OUTPUTS
Interrupts I/Ps High Current Outputs 30mA Triacs, Relays, LEDs wired Parallel Maximum 100mA Other CORE Dedicated Driver Peripheral Starburst Characters Segment Chars Matrix Chars Starburst Chars
20mA O/Ps
16*48 drive
ST62 SAFETY
Interrupts I/Ps Many Reset Functions Protection Self Starting Watchdog Full reset capability Reset Power Reset Voltage Detector Self starting Watchdog CORE Protected I/Os injection current Schmidt trigger Oscillator Safe Guard Self Check capability
20mA O/Ps
16*48 drive
POWERFULL PERIPHERALS
Interrupts I/Ps Power Reset Protection Self Starting Watchdog
CORE
EEPROM EEPROM
125ns Auto Reload Timer
20mA O/Ps
16*48 drive
UART
SAFE ST62 NOISY ENVIRONMENT
PREVENTING NOISE FAILURE (EMS CLASS Built-in shielding I/O's clamping diodes Voltage Detector (LVD) Filtered Inputs Digital schmidt triger Analog filter RECOVERY RESET CASE FAILURE (EMS CLASS Hardware self starting Watchdog Voltage Detector (LVD) RESET Software reset
VOLTAGE DETECTOR INSURES SAFE BEHAVIOUR
Safe behaviour despite starting current sunk
supply
300mV hysteresis working
Internal RESET
PREVENTS FROM OSCILLATOR FAILURES
always kept working area
Freq.
Internal frequency filtering
Working area
Vsupply
Internal backup oscillator
DIRECT SAFE TRIAC DRIVE
ST62
230V mains
Feedback injection currents absorbed 30mA drive capability
DIRECT READ MAIN
Mohm
Main
Application zero crossing detection
ST62 FAMILY COMPLETE CHAIN TOOLS
FAST APPLICATION DESIGN Third Parties
ST62
Emulator Starter Kits Documentation
Tools Realizer FuzzyTech
Single Multiple Programmers
STARTER IN-ONE
Periph Math. Links I/Os
ST62 Simulation Software ST62 Hardware peripherals activated simulator Reads state simulator
ST62
EMULATION
SOCKET
Application Board
Hardware Software for: EPROM/OTP PROGRAMMING
ST62 Programming Software
Remote socket possibility
ST62
EVALUATION
ST62
board hardware events simulation monotoring: LED's Push buttons, Analog trimmer
ST62
ST62
ST62
ROUTINES LIBRARY
ST62 EMULATOR EVOLUTIVE TOOL
WINDOWS Debugger
Probes
SDIP SDIP PQFP PQFP PQFP PQFP
Dedicated Boards
ST626X-DBE ST623X-DBE ST624X-DBE ST628X-DBE
COMMON MAINFRAME
STATE EMULATOR
WINDOWS ENVIRONMENT ADVANCED BREAKPOINT CAPABILITY Program addresses Single result data events Single data-bank value Data addresses Flag pattern Logic probe pattern
WINDOWS DEBUGGER
Complete Family Support Real Time selective Trace Hardware Configurable Software Code Breakpoints File Recording Comprehensive Context Sensitive Help Alternative Command Line interface Direct Command File Execution Waveform Editor
ST6-REALIZER COMPLETE DEVELOPMENT CHAIN
Graphical Application Description
Automatic Error Free Code Generation
Graphical Simulation Environment
ST-REALIZER
PROCESSING OPTIMIZATION
Main loop load speed Prioritary events Interrupt managment!
LEVEL SIMULATION SYMBOLS
ST62 PORTFOLIO PRODUCTS SINCE
Specs Improvement 2.4V 2Mhz 4Mhz
ST6280/85
Rom-192b Ram- 128b ART-TIM -ADC WDSPI-UART PQFP80 PQFP100
ST6218/28
Rom-192b RamART8 -TIM -ADC UART 20/28 DIP/SO
ST6230/32/35
Rom-192b Ram- 128b ART16 -TIM -ADC WD-SPI-UART DIP/SO SDIP42/PQFP52 Upgrade
ST6240/42
Rom-192b Ram- 128b 2x-TIM -ADC PQFP64 PQFP80
ST6220/25
Rom- -ADC DIP/SO -20/28
ST6255
Rom-128b -TIM -ADC DIP/SO
ST6260/65
Rom-128b Ram- 128b -TIM -ADC DIP/SO 20/28
ST6245/46
Rom-128b Ram- 128b 2x-TIM -ADC -SPI PQFP52 SDIP56
ST6201/10/15
ST6203/08
Rom- DIP/SO -16/20
Rom- DIP/SO -16/20/28
ST6252/53
Rom- 128b DIP/SO -16/20
ST6262/63
Rom-128b Ram- -TIM -ADC DIP/SO 16/20
ST6200/09
Rom- -ADC- DIP/SO -16/20
1997
1998
PORTFOLIO NOVELTIES
ST62T18C ST62T28C AVAILABLE Prog Memory UART bits frame synchronized with WAIT Supported ST622XC-KIT, ST622XC-EPB ST623X-EMU2
UPGRADE ST625X ST626X FAMILIES ST625xC OTP, FASTROM ST626xC FASTROM
SAMPLES
OSG/LVD/RC ST620x, SINCE LATE
FASTROM SOLUTION MEDIUM QUANTITIES Price
OTP:
2weeks leadtime quantity
Success
FASTROM:
weeks leadtime quantity
Masked ROM:
weeks leadtime 100K quantity
Volume 1000
FINISHED GOOD
ST62 STOCK DELIVERIES
GENIS
ROUSSET PHOENIX MALTA MUAR SINGAPORE
DICE BANK
ST62: EASY RUGGED
INTEGRATION: COST DESIGNS external components Versatile peripherals FAST TIME MARKET ST6-REALIZER Flexibility programming Application support EPROM FASTROM- ST62 devices INTRINSIC SAFETY Cheaper, Faster Safer into production
ANNEXES
ST62 PRODUCT REVISIONS
ST620xB, ST621xB, ST622xB mask options:
Watchdog TIMER STOP mode oscillator Readout Prot.
ST62T0x, ST62T1x, ST62T2x, mask options:
Watchdog
Fixed features
TIMER Ext. STOP mode Quartz/Ceramic oscillator Readout Prot
1.2µ
ST620xC, ST621xC, ST622xC mask options:
Watchdog TIMER STOP mode oscillator Readout Prot. Reset
ST62T0xC, ST62T1xC, ST62T2xC user programmable options:
Watchdog TIMER STOP mode oscillator Readout Prot.
0.8µ
Reset
ST62 PRODUCT REVISIONS
ST6240, ST6242, ST6245 mask options:
ST62T40, ST62T42, ST62T45, options
1.5µ
ST6240B, ST6242B, ST6245B, ST6246B mask options:
Watchdog TIMER Readout Prot.
ST62T40B, ST62T42B, ST62T45B, ST62T46B user programmable options:
Watchdog TIMER Readout Prot.
Combiports (Reset state 1.5µ)
references VLCD
Combiports (Reset state 1.5µ)
references VLCD
1.0µ
1.2µ
ST62 PRODUCT REVISIONS
ST625xB, ST626xB mask options:
Watchdog oscillator delay Readout prot PB0-PB1 Reset PB20-PB3 Reset STOP mode
ST62T5xB, ST62T6xB user programmable options
Watchdog oscillator delay Readout prot PB0-PB1 Reset PB20-PB3 Reset STOP mode
0.9µ
ST626xB mask options:
Watchdog oscillator delay Readout prot PB0-PB1 Reset PB20-PB3 Reset STOP mode
1.2µ
ST625xC mask options:
Watchdog oscillator delay Readout prot PB0-PB1 Reset PB20-PB3 Reset STOP mode Improved
ST62T5xC, ST62T6xC user programmable options:
Watchdog oscillator delay Readout prot PB0-PB1 Reset PB20-PB3 Reset STOP mode Improved
0.9µ
0.8µ
0.8µ
IDENTIFIER OPTION service ST62 FASTROM
EACH PART CONTAINS IDENTIFICATION NUMBER
APPLICATION Access control Network
AVAILABLE FASTROM DEVICES
IDENTIFIER OPTION Identification process
Bytes left blank within User Program
0F9B 0F9C 0F9D 0F9E 0F9F
User Program Memory 0FA0 RESERVED Interrupt Vectors RESERVED Vector User Reset Vector
0FFF
Bytes filled during FASTROM processing
IDENTIFIER OPTION Identification number structure
0F9B 0F9C 0F9D 0F9E 0F9F TESTID T0.T3: Time seconds since 01/01/1970
TESTID: Tester identifier
Code unicity years production!
ST-REALIZER
PROCESSING OPTIMIZATION
Main loop load speed Prioritary events Interrupt managment!
LEVEL SIMULATION SYMBOLS
MAIN LOOP SPEED OPTIMIZATION (1/2)
Subparts application bypassed Main loop
Condition unmatched
Conditionnal execution: Periodic main loop) input variable change
MAIN LOOP SPEED OPTIMIZATION (2/2)
Conditionnal execution associated subscheme
Attribute attached subscheme
Conditionnal execution: (Mouse Right button) input change Periodic xxxxxx
Input change criteria applies only subscheme inputs (Portin) variables within subscheme evaluated
PRIORITARY EVENTS PROCESSING (1/3)
Subparts application processed priority Main loop
immediate processing (Main loop interrupted): peripheriphal events Critical timing updates
PRIORITARY EVENTS PROCESSING (2/3)
Prioritary processing attached Subscheme Only variables within subscheme evaluated
Prioritization sources (Linked interrupt sources) I/O's peripherals events Critical timing updates
PRIORITARY EVENTS PROCESSING (3/3)
Prioritary processing upon PA3_Rising
Prioritary processing every .5ms
Only variables depending prioritization sources evaluated within subscheme (Propagation).
AUTO-RELOAD TIMER motor controller itself
Tacho Input capture speed measure
Output Compare generation
AUTORELOAD TIMER
BLOCK DIAGRAM
PRESCALER
CAPT RELOAD
OVERFLOW
ARTIMin
COUNTER
ARTIMout
COMPARE
ST62 AUTO RELOAD TIMER
COUNTER WITH PROGRAMMABLE PRESCALER OPERATING MODES Autoreload time basis 0.4% 4MHz) Output compare Input capture Time measurement Output compare Input capture Rest period measurement Output compare Reload external event DIRECTLY SUPPLIED FOSC HIGH FREQUENCY WAKE FROM STOP MODE External clock interrupt line must used
Fosc/(Clock Prescaler div) Fpwm Fin/(255-RC) Resolution 1/(255-RC) Duty Cycle (CP-RC)/(255-RC) Reload Counter Capture Register
EASIER DRIVE WITH 8-BIT MICRO
COM1 COM2
ADDRESS COM1 COM2

ST62 MAKE DIGITAL APPLICATION REQUIREMENTS HITE INNO TA

Top Searches for this datasheet

Other recent searches