HIGHLIGHTS Schematic Editor provides hierarchical design environm
|
|
|
Top Searches for this datasheet
QuickWorks -Lite Free development solution
HIGHLIGHTS
Schematic Editor provides hierarchical design environment with complete library QuickLogic macrofunctions. Fast Optimization, Placement, Routing tools allow complete even most complicated designs time. tools will automatically place route design even 100% logic resources used! Open Interface Third party tools QuickWorks Lite supports EDIF, IEEE standard 1364-1995 Verilog, IEEE standard 1176 VHDL netlist formats interfacing with many supported design entry, synthesis, simulation tools including Synplicity, Exemplar, Model Technology, Viewlogic, Simucad. Accurate Delay Modeling Guaranteed Timing SpDE Delay Modeler (included QuickWorks Lite) incorporates state-of-the Asymptotic Waveform Evaluation (AWE) technique generate precise timing estimates post-layout delays. Sophisticated Timing Analysis with Path Analyzer allows view only delays interest using spreadsheet format.
FIGURE QuickWorks Lite Design Flow
QuickWorks Lite QuickLogic's integrated entry level FPGA development environment. includes schematic design entry extensive QuickLogic macrofunctions, place route, static timing analysis, well interfaces third party synthesis simulation environments.
Quick Works Lite
Schematic Capture
Third Party VHDL Verilog Synthesis Tool SpDE Place Route Path Analysis
Tools
Third Party EDIF, VHDL, Verilog Simulator
8-11
QuickTools Plus
Design Flow QuickWorks Lite design flow shown Figure illustrated, designers enter schematic designs using Synario Capture System design entry tool. They optionally generate (zero-delay) Verilog netlist functional simulation third party simulator, then place route design QuickLogic FPGA. After place route complete, designers full timing simulation with Verilog VHDL netlists generated from QuickTools. QuickWorks Lite comes standard with EDIF interfaces back-annotation support industry standard VHDL, Verilog, EDIF simulators. static timing analyzer, timing driven placement other features (design optimizer compiler) also available design process. Schematic Capture Waveform Editor from Synario Design Automation easyto-use Windows schematic capture utility. robust schematic editor provides hierarchical design environment schematic designs. wide range macrofunction libraries available user, including QuickLogic optimized counters, adders, accumulators, muxes, multipliers, registers, latches. Optimization Place Route with SpDE Once design been entered, QuickLogic's Seamless pASIC Design Environment (SpDETM) performs logic optimization mapping into pASIC macrocells, places routes design specified device, extracts delay information. QuickLogic's ViaLink antifuse technology provides abundance interconnect QuickLogic's FPGAs, giving designers benefits 100% automatic place route even with 100% fixed pin-outs. SpDE functions broken down into following components Design Verifier Logic Optimization Automatic Place Route Delay Modeler Path Analyzer Programming
Product Features
detailed description each following components functions, please section entitled "QuickWorks Optimization Place Route with SpDE" earlier this data book.
8-12
Other recent searches
PQ160QH04N - PQ160QH04N PQ160QH04N Datasheet
M35SP-11NK - M35SP-11NK M35SP-11NK Datasheet
KSC1674 - KSC1674 KSC1674 Datasheet
ENN7818 - ENN7818 ENN7818 Datasheet
CRS09 - CRS09 CRS09 Datasheet
ACT8712 - ACT8712 ACT8712 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
