Quality, Packaging system designers continue push upper bound per

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Quality, Packaging system designers continue push upper bound per

Datasheet Thumbnail

Top Searches for this datasheet

METASTABILITY REPORT FPGAs
Quality, Packaging
system designers continue push upper bound performance, understanding metastability operation flip-flops important reliability. High reliability achieved good synchronous design practice careful evaluation device characteristics. speed designs increases above, metastability becomes important issue determining system MTBF (mean-time-betweenfailure). Metastability very unpredictable event. cause erratic system operation which replicated bench. detailed analysis potential conditions mechanisms involved help designer avoid problems metastability. WHAT METASTABILITY? Metastability region uncertainty exhibited flip-flop when timing characteristics setup hold have been violated. ideal world, where logic designs synchronous inputs tied system clock, metastability would concern because timing conditions flip-flops would met. since systems synchronous almost every design least completely asynchronous signal which needs synchronized system clock, designer needs take into account possibility violating some timing specifications. Metastable events associated with data transitions occurring close active edge clock. Figure shows example data changing within timing window which will result timing violation. Because timing violation occurred, flip-flop will exhibit erratic behavior. erratic behavior manifests itself form extended propagation delay with unpredictable resolution output. FIGURE Metastable Condition
9-27
METASTABILITY REPORT FPGAs
METASTABILITY DESCRIBED? Metastability typically described four measurements flip-flop performance MTBF, tau, tres. MTBF mean-time-betweenfailure flip-flop. measured characteristics flip-flop performance which dependant process technology internal design flip-flop. value tres resolution time allowed metastable event resolve itself before output will sampled. general expression describing MTBF MTBF
fclkfdata where fclk fdata frequency clock data respectively. Solving equation tres results following equation:
tres (tau) [(MTBF) (fclkfdata) (W)]
Figure shows graph MTBF tres slight increases tres cause significant change MTBF flip-flop. FIGURE MTBF tres (ns)
1.00E+09 1.00E+08 1.00E+07 1.00E+06 MTBF QL12x16-0/1/2 fclk fdata
MTBF (sec)
1.00E+05 1.00E+04 1.00E+03 1.00E+02 1.00E+01 1.00E+00 0.00
1.00
2.00
3.00
4.00
5.00
6.00
7.00
8.00
(ns)
9-28
METASTABILITY REPORT FPGAs
series measurements were taken evaluate metastability hardness QuickLogic's pASIC® family FPGAs. Figure depicts circuit used measure metastable events. first flip-flop (Labeled metastable event generator. Under normal operation, output flip-flops will different, making output exclusive gate logic metastable event occurs, outputs will same cause exclusive gate become logic When this occurs, flip-flop will record this event transmit through nand gate signal ERRCLK. ERRCLK signal that clocks ripple counter record number events that occurred during test. multiplexor output flip-flop used test circuit determine fmax register. signal test point further evaluation.
Quality, Packaging
MEASUREMENTS
FIGURE Test Circuit
ERRCLK XNOR2i0
SEL/STP DATA
NAND2i0
MUX2x3
collection data accomplished stages. Stage determine fmax test circuit setting flip-flop divide-bytwo configuration. This guarantees that failures detected flip-flops result exceeding fmax generated metastable events. Once fmax established, variety combinations fclk fdata applied circuit number failures recored over specified period time. maintaining constant relationship between product fclk fdata following equation used determine register.
tres1 tres2 (MTBF1 (MTBF2
determined taking measurements several values fclk fdata over many different devices. inserting value into MTBF equation, determined graph Figure plotted MTBF tres. table below gives values QuickLogic QL12X160,1,2: Device QL12x16-0 QL12x16-1 QL12x16-2 (sec) 2.91E-10 2.09E-10 1.85E-10 (sec) 2.94E-11 8.38E-11 1.23E-10
METASTABILITY REPORT FPGAs
CONCLUSION Comparing results QuickLogic metastability tests with those published other FPGA manufacturers shows that pASIC devices have much better MTBF. This very MTBF, combined with easy-to-use high-speed architecture, deterministic routing delays fully automatic compilation tools, makes QuickLogic best choice when designing highperformance, highly reliable FPGA-based systems.
9-30

Quality, Packaging system designers continue push upper bound per

Top Searches for this datasheet

Other recent searches