Operating voltage: 2.2V~5.2V Eight bidirectional lines input lines ext
|
|
|
Top Searches for this datasheet
HT49C10 8-Bit Microcontroller
Operating voltage: 2.2V~5.2V Eight bidirectional lines input lines external interrupt input 8-bit programmable timer/event counter with (programmable frequency divider) Watchdog timer On-chip crystal oscillator program memory data memory Real Time Clock (RTC) 8-bit prescaler
Buzzer output Halt function wake-up feature reduce power consumption driver with segments 4-level subroutine nesting manipulation instruction 14-bit table read instruction instruction cycle with 4MHz system clock powerful instructions instructions machine cycles
General Description
HT49C10 8-bit high performance single chip microcontroller. single-cycle instruction two-stage pipeline architecture make suitable high speed applications. device also suited multiple power applications among which calculators, clock timers, games, scales, leisure products, other hand held products, battery systems particular.
11th
HT49C10
Block Diagram
11th
HT49C10
Assignment
Note: dice form, should bonded used.
11th
HT49C10
Assignment
PA3/PFD PA1/BZ PA0/BZ OSC1 OSC2
PB0/INT0 PB1/INT1 PB2/TMR VLCD
substrate should connected layout artwork.
OSC3
(0,0) COM0 COM1 COM2 SEG18/COM3 SEG17 SEG16 SEG15 SEG14 SEG13 SEG12 SEG11
OSC4 SEG0 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10
11th
HT49C10
Description
Name Mask Option Description
PA0~PA7 constitute 8-bit bidirectional input/ output port with Schmitt trigger input capability. Each port configured wake-up input mask option. PA0~PA3 configured CMOS (output) NMOS (input/output) with without pull-high resistor mask option, PA4~PA7 always pull-high NMOS (input/output). eight bits, PA0~PA1 pins buzzer outputs mask option. output also mask option. PB0~PB5 constitute 6-bit Schmitt trigger input port. Each port pull-high resistor. bits, input external interrupt control (INT0) software application. input external interrupt control (INT1) software application. While input timer/event counter input also software application. Negative power supply, power supply Voltage pump SEG18 segment common output driver panel mask option. COM2~COM0 outputs panel plate. driver outputs panel segments Real time clock oscillators Positive power supply
PA0/BZ PA1/BZ PA3/PFD PA4~PA7
Wake-up Pull-high None CMOS NMOS
12~14
PB0/INT0 PB1/INT1 PB2/TMR PB3~PB5
17~20 23~21 25~42
VLCD V1,V2,C1,C2 SEG18/COM3 COM2~COM0 SEG17~SEG0 OSC4 OSC3 OSC2 OSC1
Duty
OSC1 OSC2 connected network Crystal crystal mask option) internal system clock. case operation, OSC2 output terminal system clock. Schmitt trigger reset input, active
11th
HT49C10
Absolute Maximum Ratings
Supply Voltage .-0.3V 5.5V Input Voltage. VSS-0.3V VDD+0.3V Storage Temperature. -50°C 125°C Operating Temperature. -25°C 70°C
Note: These stress ratings only. Stresses exceeding range specified under "Absolute Maximum Ratings" cause substantial damage device. Functional operation this device other conditions beyond those listed specification implied prolonged exposure extreme conditions affect device reliability.
D.C. Characteristics
Symbol
IDD1 IDD2 ISTB1 ISTB2
Ta=25°C
Parameter
Operating Voltage Operating Current (Crystal OSC) Operating Current OSC) Standby Current (RTC Enable, Standby Current (RTC Disable, Off) Input Voltage Ports
Test Conditions
Conditions
load, fSYS=4MHz load, fSYS=2MHz load, system HALT load, system HALT RES=0.5VDD INT0/1=0.3VDD TMR=0.3VDD 0.8VDD VOL=0.3V VOL=0.5V VOH=2.7V VOH=4.5V
Min.
Typ.
-1.5
Max.
1.5/0.9 2.5/1.5
Unit
Input High Voltage Ports Input Voltage (RES, INT0, INT1, TMR) Input High Voltage (RES, INT0, INT1, TMR) Ports Sink Current
VIL1
VIH1
Ports Source Current Pull-high Resistance Ports INT0, INT1
11th
HT49C10
A.C. Characteristics
Symbol Parameter
System Clock OSC) Timer Frequency (TMR) Ta=25°C
Test Conditions Conditions
Power-up wakeup from halt
Min.
Typ.
1024
Max.
4000 4000 2000 3000 4000 4000
Unit
fSYS1
System Clock (Crystal OSC)
fSYS2
fTIMER
tWDTOSC Watchdog Oscillator tRES tXST tINT External Reset Pulse Width Crystal Start-up Timer Period Interrupt Pulse Width
tSYS
Note: tSYS=1/fSYS
11th
HT49C10
Functional Description
Execution flow
system clock derived from either crystal oscillator. internally divided into four non-overlapping clocks. instruction cycle consists four system clock cycles. Instruction fetching execution pipelined such that fetch takes instruction cycle while decoding execution takes next instruction cycle. pipelining scheme causes each instruction effectively execute cycle. instruction changes value program counter, cycles required complete instruction.
Program counter
conditional skip activated instructions. Once condition met, next instruction, fetched during current instruction execution, discarded dummy cycle replaces proper instruction; otherwise proceed with next instruction. lower byte (PCL) readable writeable register (06H). Moving data into performs short jump. destination within locations. When control transfer takes place, additional dummy cycle required.
Program memory
10-bit program counter (PC) controls sequence which instructions stored program executed. contents specify maximum 1024 addresses. After accessing program memory word fetch instruction code, value incremented one. then points memory word containing next instruction code. When executing jump instruction, conditional skip execution, loading register, subroutine call, initial reset, internal interrupt, external interrupt, returning from subroutine, manipulates program transfer loading address corresponding each instruction.
program memory (ROM) used store program instructions which executed. also contains data, table, interrupt entries, organized into bits which addressed table pointer. Certain locations reserved special usage:
Location 000H
Location 000H reserved program initialization. After chip reset, program always begins execution this location.
Location 004H
Location 004H reserved external interrupt service program. INT0 input activated, interrupt enabled, stack full, program begins execution location 004H.
Execution flow
11th
HT49C10
Location 008H
Location 008H reserved external interrupt service program. INT1 input activated, interrupt enabled, stack full, program begins execution location 008H.
Location 00CH
Location 00CH reserved timer/event counter interrupt service program. timer interrupt resulting from timer/event counter overflow, interrupt enabled stack full, program begins execution location 00CH.
Location 010H
Location 010H reserved time base interrupt service program. time base interrupt occurs, interrupt enabled, stack full, program begins execution location 010H.
Location 014H
Program memory
Table location
Location 014H reserved real time clock interrupt service program. real time clock interrupt occurs, interrupt enabled, stack full, program begins execution location 014H.
location used look-up table. instructions "TABRDC [m]" (the current page, page=256 words) "TABRDL [m]" (the last page) transfer
Mode
Initial reset External interrupt External interrupt Timer/event Counter overflow Time Base Interrupt Interrupt Skip Loading Jump, Call Branch Return From Subroutine
Program Counter
PC+2
Program counter Notes: *9~*0: Program counter bits #9~#0: Instruction code bits
S9~S0: Stack register bits @7~@0: bits
11th
HT49C10
contents lower-order byte specified data memory, contents higher-order byte TBLH (table higher-order byte register) (08H). Only destination lower-order byte table well-defined; other bits table word transferred lower portion TBLH, remaining bits both read "0". TBLH read only, table pointer (TBLP) read/write register (07H), indicating table location. Before accessing table, location should placed TBLP. table related instructions require cycles complete operation. These areas function normal depending upon requirements.
Stack register STACK
interrupt serviced. This feature prevents stack overflow, allowing programmer structure easily. Likewise, stack full, "CALL" subsequently executed, stack overflow occurs first entry lost (only most recent four return addresses stored).
Data memory
data memory (RAM) designed with bits, divided into functional groups, namely special function registers general purpose data memory, most which readable/writeable, although some read only. types functional groups, special function registers consist indirect addressing register (00H), memory pointer register (MP0; 01H), indirect addressing register (02H), memory pointer register (MP1;03H), bank pointer (BP;04H), accumulator (ACC;05H), program counter lower-order byte register (PCL;06H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), real time clock control register (RTCC;09H), status register (STATUS;0AH), interrupt control register (INTC0;0BH), timer/event counter (TMR;0DH), timer/event counter control register (TMRC; 0EH), registers (PA;12H, PB;14H), interrupt control register (INTC1;1EH). other hand, general purpose data memory, addressed from 5FH, used data control information under instruction commands. areas directly handle arithmetic, logic, increment, decrement, rotate operations. Except some dedicated bits, each reset "SET [m].i" "CLR [m].i". They also indirectly accessible through memory pointer register
stack register special part memory used save contents stack organized into four levels neither part data part program, neither readable writeable. activated level indexed stack pointer (SP) neither readable writeable. commencement subroutine call interrupt acknowledgment, contents pushed onto stack. subroutine interrupt routine, signaled return instruction (RET RETI), contents restored previous value from stack. After chip reset, will point stack. stack full non-masked interrupt takes place, interrupt request flag recorded acknowledgment still inhibited. Once decremented RETI),
Instruction(s)
TABRDC TABRDL
Table Location
Table location Notes: *9~*0: Table location bits @7~@0: Table pointer bits P9~P8: Current program counter bits
11th
HT49C10
(03H) respectively. Reading location indirectly returns result 00H, while, writing leads operation. function data movement between indirect addressing registers supported. memory pointer registers, MP1, both 7-bit registers used access combining corresponding indirect addressing registers. undefined reading will return result "1". writing operation will only transfer lower 7-bit data. Only applied data memory, while applied data memory display memory.
Accumulator
accumulator (ACC) related operations. also mapped location capable carrying immediate data operations. data movement between data memory locations pass through ACC.
Arithmetic logic unit
This circuit performs 8-bit arithmetic logic operations provides following functions:
Arithmetic operations
(ADD, ADC, SUB, SBC, DAA)
Logic operations (AND, XOR, CPL) Rotation (RL, RLC, RRC) Increment Decrement (INC, DEC) Branch decision (SZ, SNZ, SIZ, etc.)
only saves results data operation also changes status register.
Status register STATUS
mapping (MP0;01H) memory pointer register (MP1;03H).
Indirect addressing register
status register (0AH) 8-bit wide contains carry flag (C), auxiliary carry flag (AC), zero flag (Z), overflow flag (OV), power down flag (PD), watchdog time-out flag (TO). also records status information controls operation sequence. Except flags, bits status register altered instructions, similar other registers. Data written into status reg-
Location indirect addressing registers that physically implemented. read/write operation [00H] [02H] accesses pointed (01H)
11th
HT49C10
Labels
Bits
Function
operation results carry during addition operation borrow does take place during subtraction operation; otherwise cleared. also affected rotate through carry instruction. operation results carry nibbles addition borrow from high nibble into nibble subtraction; otherwise cleared. result arithmetic logic operation zero; otherwise cleared. operation results carry into highest-order carry highest-order bit, vice versa; otherwise cleared. cleared either system power-up executing "CLR WDT" instruction. executing "HALT" instruction. cleared system power-up executing "CLR WDT" "HALT" instruction. time-out. Undefined, read STATUS register
ister does alter flags. Operations related status register, however, yield different results from those intended. flags only changed watchdog timer overflow, chip power-up, clearing watchdog timer executing "HALT" instruction. flags reflect status latest operations. entering interrupt sequence executing subroutine call, status register will pushed onto stack automatically. contents status important, subroutine likely corrupt status register, precautions should taken save properly.
Interrupts
Once interrupt subroutine serviced, other interrupts blocked clearing bit). This scheme prevent further interrupt nesting. Other interrupt requests take place during this interval, only interrupt request flag will recorded. certain interrupt requires servicing within service routine, programmer corresponding INTC INTC order allow interrupt nesting. Once stack full, interrupt request will acknowledged, even related interrupt enabled, until decremented. immediate service desired, stack should prevented from becoming full. these interrupts have wake-up capability. When interrupt serviced, control transfer occurs pushing onto stack, followed branch subroutines specified locations ROM. Only pushed onto stack. contents register status register (STATUS) altered interrupt service program which corrupts desired control sequence, contents should saved first.
HT49C10 provides external interrupts, internal timer/event counter interrupt, internal time base interrupt, internal real time clock interrupt. interrupt control register (INTC0;0BH) interrupt control register (INTC1;1EH) both contain interrupt control bits that used enable/disable status interrupt request flags.
11th
HT49C10
Register
INTC0 (0BH) INTC1 (1EH)
Label
EEI0 EEI1 EIF0 EIF1 ETBI ERTI
Function
Control master (global) interrupt enabled; disabled) Control external interrupt enabled; disabled) Control external interrupt enabled; disabled) Control timer/event counter interrupt enabled; disabled) External interrupt request flag active; inactive) External interrupt request flag active; inactive) Internal timer/event counter request flag active; inactive) Unused bit, read Control time base interrupt enabled; disabled) Control real time clock interrupt enabled; disabled) Unused bit, read Time base request flag active; inactive) Real time clock request flag active; inactive) Unused bit, read INTC register
External interrupts triggered high transition INT0 INT1, related interrupt request flag (EIF0; INTC0, EIF1; INTC0) well. After interrupt enabled, stack full, external interrupt active, subroutine call location occurs. interrupt request flag (EIF0 EIF1) bits cleared disable other interrupts. internal timer/event counter interrupt initialized setting timer/event counter interrupt request flag (TF; INTC that caused timer overflow. After interrupt enabled, stack full,
set, subroutine call location occurs. related interrupt request flag (TF) reset, cleared disable further interrupts. time base interrupt initialized setting time base interrupt request flag (TBF; INTC1), that caused regular time base signal. After interrupt enabled, stack full, set, subroutine call location occurs. related interrupt request flag (TBF) reset cleared disable further interrupts. real time clock interrupt initialized
11th
HT49C10
setting real time clock interrupt request flag (RTF; INTC1), that caused regular real time clock signal. After interrupt enabled, stack full, set, subroutine call location occurs. related interrupt request flag (RTF) reset cleared disable further interrupts. During execution interrupt subroutine, other interrupt acknowledgments held until "RETI" instruction executed related interrupt control both stack full). return from interrupt subroutine, "RET" "RETI" invoked. RETI sets enables interrupt service, does not. Interrupts occurring interval between rising edges consecutive pulses serviced latter pulses corresponding interrupts enabled. case simultaneous requests, following table shows priority that applied. These masked resetting bit. RAM. ETBI, ERTI used control enable/disable status interrupts. These bits prevent requested interrupt from being serviced. Once interrupt request flags (RTF,TBF,TF,EIF1, EIF0) set, they remain INTC INTC respectively until interrupts serviced cleared software instruction. recommended that program "CALL subroutine" within interrupt subroutine. It's because interrupts often occur unpredictable manner require serviced immediately some applications. this time, only stack left, enabling interrupt well controlled, operation "call subroutine" interrupt subroutine damage original control sequence.
Oscillator configuration
Interrupt Source Priority Vector
External interrupt External interrupt Timer/event counter overflow Time base interrupt Real time clock interrupt
HT49C10 provides oscillator circuits system clocks, i.e., oscillator crystal oscillator, determined mask option. matter what type oscillator selected, signal used system clock. HALT mode stops system oscillator ignores external signal conserve power. oscillators, oscillator used, external resistor between OSC1 required, range resistance
timer/event counter interrupt request flag (TF), external interrupt request flag (EIF external interrupt request flag (EIF enable timer/event counter interrupt enable external interrupt (EEI1), enable external interrupt (EEI enable master interrupt make interrupt control register (INTC which located RAM. real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), enable real time clock interrupt (ERT enable time base interrupt (ETBI), other hand, constitute other interrupt control register (INTC which located
System oscillator
oscillator
11th
HT49C10
should from system clock, divided available OSC2 with pullhigh resistor, which used synchronize external logic. oscillator provides most cost effective solution. However, frequency oscillation vary with VDD, temperature, chip itself process variations. therefore, suitable timing sensitive operations where accurate oscillator frequency desired. other hand, crystal oscillator selected, crystal across OSC1 OSC2 needed provide feedback phase shift required oscillator, other external components required. resonator connected between OSC1 OSC2 replace crystal frequency reference, external capacitors OSC1 OSC2 needed. There another oscillator circuit designed real time clock. this case, only 32.768kHz crystal oscillator applied. crystal should connected between OSC3 OSC4, external capacitors along with external resistor required oscillator circuit order stable frequency. oscillator circuit controlled oscillate quickly setting "QOSC" (bit RTCC). recommended turn quick oscillating function upon power turn after seconds. oscillator free running on-chip oscillator, external components required. Although system enters power down mode, system clock stops, oscillator still works with period approximately oscillator disabled mask option conserve power.
Watchdog timer
clock source implemented dedicated oscillator (WDT oscillator) instruction clock (system clock/4) real time clock oscillator (RTC oscillator). timer designed prevent software malfunction sequence from jumping unknown location with unpredictable results. disabled mask option. disabled, executions related lead operation. After clock source selected, timeout period fs/216. clock source chooses internal oscillator, time-out period vary with temperature, VDD, process variations. other hand, clock source selects instruction clock "halt" instruction executed, stop counting lose protecting purpose, logic only restarted external logic. When device operates noisy environment, using on-chip oscillator (WDT OSC) strongly recommended, since HALT stop system clock. overflow under normal operation initializes "chip reset" sets status "TO". HALT mode, overflow initializes "warm reset", only reset zero. clear contents WDT, there three methods adopted, i.e., external reset level RES), software instruction, "HALT" instruction. There sets software instructions, "CLR WDT" other "CLR WDT1" "CLR WDT2". these types instructions, only type instruction active time depending mask option "CLR
Watchdog timer
11th
HT49C10
times selection option". "CLR WDT" selected (i.e., times equal one), execution "CLR WDT" instruction clears WDT. case that "CLR WDT1" "CLR WDT2" chosen (i.e., times equal two), these instructions have executed clear WDT; otherwise, reset chip because time-out.
Multi-function timer
HT49C10 provides multi-function timer WDT, time base with different time-out periods. multi-function timer consists 7-stage divider 8-bit prescaler, with clock source coming from instruction clock (i.e., system clock divided multi-function timer also provides selectable frequency signal (ranges from fs/22 fs/28) driver circuits, selectable frequency signal (ranges from fs/22 fs/29) buzzer output mask option. recommended select 4kHz signal driver circuits proper display.
Time base
period ranges from fs/28 fs/215 software programming (recommand 212~215). Writing data RT2, (bits RTCC;09H) yields various time-out periods. time-out occurs, related interrupt request flag (RTF; INTC1) set. interrupt enabled, stack full, subroutine call location occurs. real time clock time-out signal also applied clock source timer/event counter longer time-out period.
Clock Divided Factor
time base offers periodic time-out period generate regular internal interrupt. time-out period ranges from fs/212 fs/215 selected mask option. time base time-out occurs, related interrupt request flag (TBF; INTC1) set. interrupt enabled, stack full, subroutine call location occurs.
Real time clock
Power down operation HALT
HALT mode initialized "HALT" instruction results following.
system oscillator turns
oscillator keeps running oscillator real time clock selected).
contents on-chip
registers remain unchanged.
cleared start recounting
real time clock (RTC) operated same manner time base that used supply regular internal interrupt. time-out
clock source from oscillator real time clock oscillator).
Time base
11th
HT49C10
ports maintain their original status. flag flag cleared. driver still running
selected). system quits HALT mode external reset, interrupt, external falling edge signal port overflow. external reset causes device initialization, overflow performs "warm reset". After examining flags, reason chip reset determined. flag cleared system power-up executing "CLR WDT" instruction, executing "HALT" instruction. other hand, flag time-out occurs, causes wake-up that only resets (Program Counter) leaves others their original state. port wake-up interrupt methods considered continuation normal execution. Each port independently selected wake device mask option. Awakening from port stimulus, program resumes execution next instruction. other hand, awakening from interrupt, sequences occur. related interrupt disabled interrupt enabled, stack full, program resumes execution next instruction. interrupt enabled, stack full, regular interrupt response takes place. When interrupt request flag before entering "halt" status, system cannot awaken using that interrupt. wake-up event occurs, takes 1024 tSYS (system clock period) resume normal operation. other words, dummy period inserted. wake-up results from interrupt
Divider
acknowledgment, actual interrupt subroutine execution delayed more than cycle. However, wake-up results next instruction execution, execution will performed immediately after dummy period finished. minimize power consumption, pins should carefully managed before entering HALT status.
Reset
There three ways which reset occur.
reset during normal operation reset during HALT time-out reset during normal operation
time-out during HALT differs from other chip reset conditions, perform "warm reset" that resets only leaves other circuits their original state. Some registers remain unaffected during other reset conditions. Most registers reset "initial condition" once reset conditions met. Examining flags, program distinguish between different "chip resets".
RESET Conditions
reset during power-up reset during normal operation wake-up HALT time-out during normal operation wake-up HALT
Note: means "unchanged"
Prescaler
Mux.
(fs/2 ~fs/2 Interrupt
Real time clock
11th
HT49C10
other hand, oscillator selected instead, reset duration comes from only. crystal oscillator applied, extra delay added during power-up period, wake-up from HALT enable delay only. Reset timing chart functional unit chip reset status shown below. Interrupt Prescaler, divider WDT, RTC, time base Timer/event counter Reset circuit Input/output ports 000H Disabled Cleared Clear. After master reset, begins counting Input mode Points stack
Reset configuration guarantee that crystal oscillator started stabilized, (Crystal Startup Timer) provides extra-delay mask option. There extra delay 1024 system clock pulses when system powers awakes from HALT state. After crystal oscillator invoked, automatically selected. required oscillator, disabled. Once selected, awaking from HALT state system power-up, delay added.
11th
HT49C10
states registers summarized below.
Register
TMRC Program Counter TBLP TBLH STATUS INTC0 INTC1 RTCC
Reset (Power
xxxx xxxx 0000 1-000H xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx -000 0000 0111 1111 1111 1111
Time-out (Normal Operation)
uuuu uuuu 0000 1-000H uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -000 0000 0111 1111 1111 1111
Reset (Normal Operation)
uuuu uuuu 0000 1-000H uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -000 0000 0111 1111 1111 1111
Reset (HALT)
uuuu uuuu 0000 1-000H uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -000 0000 0111 1111 1111 1111
Timeout (HALT)
uuuu uuuu uuuu u-000H uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu -uuu uuuu uuuu uuuu uuuu uuuu
Notes: means "warm reset" means "unchanged" means "unknown"
11th
HT49C10
Timer/event counter
timer/event counter (TMR) implemented HT49C10. timer/event counter contains 8-bit programmable count-up counter, clock source come from system clock instruction clock (system clock/4) time-out signal external source. System clock source instruction clock selected mask option. external clock input allows user count external events, measure time intervals pulse widths, generate accurate time base. There registers related timer/event counter, i.e., ([0DH]) TMRC ([0EH]). physical registers mapped location; writing locates starting value timer/event counter preload register, while reading yields contents timer/event counter. TMRC timer/event counter control register which defines some options. bits define operation mode. event count mode used count external events, which means that clock source from external (TMR) pin. timer mode functions normal timer with clock source coming from internal selected clock source. Finally, pulse width measurement mode used count high level duration external signal (TMR), counting based internal selected clock source.
event count timer mode, timer/event counter starts counting current contents timer/event counter ends FFH. Once overflow occurs, counter reloaded from timer/event counter preload register, generates interrupt request flag (TF; INTC0). pulse width measurement mode with values bits equal one, after received transient from high high "0"), will start counting until returns original level resets TON. measured result remains timer/event counter even activated transient occurs again. other words, only cycle measurement done. Until setting TON, cycle measurement will refunction long receives further transient pulse. this operation mode, timer/event counter begins counting according logic level transient edges. case counter overflows, counter reloaded from timer/event counter preload register issues interrupt request, other modes, i.e., event timer modes. enable counting operation, Timer (TON; TMRC) should pulse width measurement mode, automatically cleared after measurement cycle completed. other modes, only reset instructions.
Timer/event counter
11th
HT49C10
Label (TMRC)
Bits
Unused bits, read
Function
Defines active edge timer/event counter active high; active high low) Enable/disable timer counting disabled; enabled) multiplexer control inputs select timer/event counter clock source output; system clock system clock/4) Defines operating mode Event count mode (external clock) Timer mode (internal clock) Pulse Width measurement mode (external clock) Unused TMRC register
TN0,
overflow timer/event counter wake-up sources also applied (Programmable Frequency Divider) output mask option. matter what operation mode writing disables interrupt service. When function selected, executing "CLR [PA].3" instruction enable output executing "SET [PA].3" instruction disable output. case timer/event counter condition, writing data timer/event counter preload register also reloads that data timer/ event counter. timer/event counter turned data written timer/event counter kept only timer/event counter preload register. timer/event counter still goes operating until overflow occurs. When timer/event counter (reading TMR) read, clock blocked avoid errors. this results counting error, this should taken into account programmer. strongly recommended load first specific value into register, then turn timer/event counter proper operation. Because initial value unknown.
Input/output ports
There 8-bit bidirectional input/output port 6-bit input port HT49C10, labeled which mapped [12H] [14H] RAM, respectively. PA0~PA3 configured CMOS (output) NMOS (input/output) with without pull-high resistor mask option, PA4~PA7 always pull-high NMOS (input/output). only used input operation, each port with pull-high resistor. Both input operation, these ports non-latched, that inputs should ready rising edge instruction "MOV [m]" (m=12H 14H). output operation, data latched remain unchanged until output latch rewritten. When structures open drain NMOS type, should noted that, before reading data from pads, should written related bits disable NMOS device. That executing first instruction "SET [m].i" (i=0~7 disable related NMOS device, then "MOV [m]" stable data.
11th
HT49C10
input/output port Some instructions first input data then follow output operations. example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read entire port states into CPU, execute defined operations (bit-operation), then write results back latches accumulator. input lines
display memory
After chip reset, these input lines remain high level left floating mask option). Each these output latches cleared "SET [m].i" "CLR [m].i" (m=12H) instructions.
HT49C10 provides area embedded data memory display. This area located from Bank Bank pointer (BP; located RAM) switch between display memory. When "1", data
Display memory
11th
HT49C10
Register Label Read/Write Reset
RTCC (09H) QOSC
Function
multiplexer control inputs select real time clock prescaler output Unused bits, read Control oscillate quickly. enable disable Unused bits, read
RTCC register written into 40H~52H will affect display. When cleared "0", data written into 40H~52H means access general purpose data memory. display memory read written only indirect addressing mode using MP1. When data written into display data area automatically read driver which then generates corresponding driving signals. turn display Off, written corresponding display memory, respectively. figure illustrates mapping between display memory pattern HT49C10.
driver output
bias type selected, external capacitor required. bias type selected, capacitor mounted between pins needed. bias voltage driver bias bias mask option. bias selected, capacitor mounted between ground required. bias selected, capacitors needed pins. Please refer application diagram.
Buzzer
HT49C10 provides pair buzzer output which share pins with respectively, determined mask option. output frequency selected mask option. When buzzer function selected, setting PA.0 PA.1 simultaneously will enable buzzer output setting PA.0 will disable buzzer output.
output number HT49C10 driver mask option (i.e., duty duty duty). bias type driver type type.
11th
HT49C10
driver output (1/3 duty, bias)
11th
HT49C10
Mask option
following shows kinds mask options HT49C10. these options should defined order ensure proper system functioning.
Mask Option
type selection. This option decide crystal oscillator selected system clock. crystal oscillator selected, (Crystal Start-up Timer) default activated, otherwise disabled. Clock source selection WDT, Time Base. There three types selection: system clock/4 OSC. enable/disable selection. enabled disabled mask option. times selection. This option defines clear instruction. "One time" means that "CLR WDT" clear WDT. "Two times" means only both "CLR WDT1" "CLR WDT2" have been executed, cleared. Time Base time-out period selection. Time Base time-out period ranges from fs/212 fs/215. "fs" means clock source selected mask option. Buzzer output frequency selection. There eight types frequency signals buzzer output: fs/22~fs/29. "fs" means clock source selected mask option. Wake-up selection. This option defines wake-up function activity. External pins only) have capability wake-up chip from HALT falling edge. Pull-high selection. This option decide whether pull-high resistance viable PA0~PA3. CMOS NMOS selection. PA0~PA3 selected CMOS NMOS structure, PA4~PA7 always NMOS. When CMOS selected, related pins only used output operations. When NMOS selected, related pins used input output operations. Clock source selection timer/event counter. There types selection: system clock system clock/4. pins share with other functions selection. PA0/BZ, PA1/BZ: pins buzzer outputs. PA3/PFD: pins output. common selection. There three types selection: commons (1/2 duty) commons (1/3 duty) commons (1/4 duty). commons selected, segment output "SEG18" will common output. bias power supply selection. There types selection: bias bias. bias type selection. This option decide what kind bias selected, type type. driver clock selection. There seven types frequency signals driver circuits: fs/22~fs/28. "fs" means clock source selected mask option.
11th
HT49C10
Application Circuits
11th
HT49C10
Instruction Summary
Mnemonic
Arithmetic A,[m] ADDM A,[m] A,[m] ADCM A,[m] A,[m] SUBM A,[m] A,[m] SBCM A,[m] Logic Operation A,[m] A,[m] A,[m] ANDM A,[m] A,[m] XORM A,[m] CPLA Increment Decrement INCA DECA Rotate RRCA RLCA Rotate data memory right with result Rotate data memory right Rotate data memory right through carry with result Rotate data memory right through carry Rotate data memory left with result Rotate data memory left Rotate data memory left through carry with result Rotate data memory left through carry None None None None Increment data memory with result Increment data memory Decrement data memory with result Decrement data memory data memory data memory Exclusive-OR data memory data memory data memory Exclusive-OR data memory immediate data immediate data Exclusive-OR immediate data Complement data memory Complement data memory with result data memory data memory immediate data data memory with carry register with carry Subtract immediate data from Subtract data memory from Subtract data memory from with result data memory Subtract data memory from with carry Subtract data memory from with carry result data memory Decimal adjust addition with result data memory Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
Description
Flag Affected
11th
HT49C10
Mnemonic
Data Move A,[m] [m],A Operation [m].i [m].i Branch addr [m].i [m].i SIZA SDZA CALL addr RETI Table Read TABRDC TABRDL Miscellaneous WDT1 WDT2 SWAP SWAPA HALT operation Clear data memory data memory Clear Watchdog timer Pre-clear watchdog timer Pre-clear watchdog timer Swap nibbles data memory Swap nibbles data memory with result Enter power down mode None None None TO,PD TO*,PD* TO*,PD* None None TO,PD Read code (current page) data memory TBLH Read code (last page) data memory TBLH None None Jump unconditionally Skip data memory zero Skip data memory zero with data movement Skip data memory zero Skip data memory zero Skip increment data memory zero Skip decrement data memory zero Skip increment data memory zero with result Skip decrement data memory zero with result Subroutine call Return from subroutine Return from subroutine load immediate data Return from interrupt None None None None None None None None None None None None None Clear data memory data memory None None Move data memory Move data memory Move immediate data None** None None
Description
Flag Affected
Notes: 8-bit immediate data bits data memory address accumulator number bits addr: 10-bit program memory address Flag affected Flag affected Flag affected execution status
version E.V. chip, zero flag affected executing A,[M] instruction. version E.V. chip, zero flag cannot changed executing A,[M] instruction.
11th
HT49C10
Instruction Definition
A,[m]
data memory carry accumulator contents specified data memory, accumulator carry flag added simultaneously, leaving result accumulator. ACC+[m]+C
Description Operation Affected flag(s)
ADCM A,[m]
accumulator carry data memory contents specified data memory, accumulator carry flag added simultaneously, leaving result specified data memory. ACC+[m]+C
Description Operation Affected flag(s)
A,[m]
data memory accumulator contents specified data memory accumulator added. result stored accumulator. ACC+[m]
Description Operation Affected flag(s)
immediate data accumulator contents accumulator specified data added, leaving result accumulator. ACC+x
Description Operation Affected flag(s)
11th
HT49C10
ADDM A,[m]
accumulator data memory contents specified data memory accumulator added. result stored data memory. ACC+[m]
Description Operation Affected flag(s)
A,[m]
Logical accumulator with data memory Data accumulator specified data memory perform bitwise logical_AND operation. result stored accumulator. "AND"
Description Operation Affected flag(s)
Logical immediate data accumulator Data accumulator specified data perform bitwise logical_AND operation. result stored accumulator. "AND"
Description Operation Affected flag(s)
ANDM A,[m]
Logical data memory with accumulator Data specified data memory accumulator perform bitwise logical_AND operation. result stored data memory. "AND"
Description Operation Affected flag(s)
11th
HT49C10
CALL addr
Subroutine call instruction unconditionally calls subroutine located indicated address. program counter increments once obtain address next instruction, pushes this onto stack. indicated address then loaded. Program execution continues with instruction this address. Stack PC+1 addr
Description
Operation Affected flag(s)
Clear data memory contents specified data memory cleared zero.
Description Operation Affected flag(s)
[m].i
Clear data memory specified data memory cleared zero. [m].i
Description Operation Affected flag(s)
Clear watchdog timer cleared (re-counting from zero). power down (PD) time-out (TO) cleared.
Description Operation Affected flag(s)
11th
HT49C10
WDT1
Preclear watchdog timer flags cleared (re-counting from zero), other preclear instruction been executed. Only execution this instruction without other preclear instruction sets indicated flag which implies that this instruction been executed flags remain unchanged. 00H*
Description
Operation Affected flag(s)
WDT2
Preclear watchdog timer flags cleared (re-counting from zero), other preclear instruction been executed. Only execution this instruction without other preclear instruction sets indicated flag which implies that this instruction been executed flags remain unchanged. 00H*
Description
Operation Affected flag(s)
Complement data memory Each specified data memory logically complemented (1's complement). Bits which previously contained changed zero vice-versa.
Description
Operation Affected flag(s)
11th
HT49C10
CPLA
Complement data memory place result accumulator Each specified data memory logically complemented (1's complement). Bits which previously contained changed zero vice-versa. complemented result stored accumulator contents data memory remain unchanged.
Description
Operation Affected flag(s)
Decimal-Adjust accumulator addition accumulator value adjusted (Binary Code Decimal) code. accumulator divided into nibbles. Each nibble adjusted code internal carry (AC1) will done nibble accumulator greater than adjustment done adding original value original value greater than carry set; otherwise original value remains unchanged. result stored data memory only carry flag affected. ACC.3~ACC.0 AC=1 then [m].3~[m].0 (ACC.3~ACC.0)+6, AC1=AC else [m].3~[m].0) (ACC.3~ACC.0), AC1=0 ACC.7~ACC.4+AC1 then [m].7~[m].4 ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 ACC.7~ACC.4+AC1,C=C
Description
Operation
Affected flag(s)
Decrement data memory Data specified data memory decremented one. [m]-1
Description Operation Affected flag(s)
11th
HT49C10
DECA
Decrement data memory place result accumulator Data specified data memory decremented one, leaving result accumulator. contents data memory remain unchanged. [m]-1
Description Operation Affected flag(s)
HALT
Enter power down mode This instruction stops program execution turns system clock. contents registers retained. prescaler cleared. power down (PD) time-out (TO) cleared. PC+1
Description
Operation
Affected flag(s)
Increment data memory Data specified data memory incremented one. [m]+1
Description Operation Affected flag(s)
INCA
Increment data memory place result accumulator Data specified data memory incremented one, leaving result accumulator. contents data memory remain unchanged. [m]+1
Description Operation Affected flag(s)
11th
HT49C10
addr
Directly jump contents program counter replaced with directly-specified address unconditionally, control passed this destination. addr
Description Operation Affected flag(s)
A,[m]
Move data memory accumulator contents specified data memory copied accumulator.
Description Operation Affected flag(s)
Move immediate data accumulator 8-bit data specified code loaded into accumulator.
Description Operation Affected flag(s)
[m],A
Move accumulator data memory contents accumulator copied specified data memory (one data memories).
Description Operation Affected flag(s)
operation operation performed. Execution continues with next instruction. PC+1
Description Operation Affected flag(s)
11th
HT49C10
A,[m]
Logical accumulator with data memory Data accumulator specified data memory (one data memories) perform bitwise logical_OR operation. result stored accumulator. "OR"
Description
Operation Affected flag(s)
Logical immediate data accumulator Data accumulator specified data perform bitwise logical_OR operation. result stored accumulator. "OR"
Description Operation Affected flag(s)
A,[m]
Logical data memory with accumulator Data data memory (one data memories) accumulator perform bitwise logical_OR operation. result stored data memory. "OR"
Description
Operation Affected flag(s)
Return from subroutine program counter restored from stack. This two-cycle instruction. Stack
Description Operation Affected flag(s)
11th
HT49C10
Return place immediate data accumulator program counter restored from stack accumulator loaded with specified 8-bit immediate data. Stack
Description Operation Affected flag(s)
RETI
Return from interrupt program counter restored from stack, interrupts enabled setting bit. enable master (global) interrupt (bit register INTC). Stack
Description
Operation Affected flag(s)
Rotate data memory left contents specified data memory rotated left with rotated into [m].(i+1) [m].i; [m].i:bit data memory (i=0~6) [m].0 [m].7
Description Operation Affected flag(s)
Rotate data memory left place result accumulator Data specified data memory rotated left with rotated into leaving rotated result accumulator. contents data memory remain unchanged. ACC.(i+1) [m].i; [m].i:bit data memory (i=0~6) ACC.0 [m].7
Description
Operation Affected flag(s)
11th
HT49C10
Rotate data memory left through carry contents specified data memory carry flag rotated left. replaces carry bit; original carry flag rotated into position. [m].(i+1) [m].i; [m].i:bit data memory (i=0~6) [m].0 [m].7
Description
Operation
Affected flag(s)
RLCA
Rotate left through carry place result accumulator Data specified data memory carry flag rotated left. replaces carry original carry flag rotated into position. rotated result stored accumulator contents data memory remain unchanged. ACC.(i+1) [m].i; [m].i:bit data memory (i=0~6) ACC.0 [m].7
Description
Operation
Affected flag(s)
Rotate data memory right contents specified data memory rotated right with rotated [m].i [m].(i+1); [m].i:bit data memory (i=0~6) [m].7 [m].0
Description Operation Affected flag(s)
11th
HT49C10
Rotate right-place result accumulator Data specified data memory rotated right with rotated into leaving rotated result accumulator. contents data memory remain unchanged. ACC.(i) [m].(i+1); [m].i:bit data memory (i=0~6) ACC.7 [m].0
Description
Operation Affected flag(s)
Rotate data memory right through carry contents specified data memory carry flag together rotated right. replaces carry bit; original carry flag rotated into position. [m].i [m].(i+1); [m].i:bit data memory (i=0~6) [m].7 [m].0
Description
Operation
Affected flag(s)
RRCA
Rotate right through carry-place result accumulator Data specified data memory carry flag rotated right. replaces carry original carry flag rotated into position. rotated result stored accumulator. contents data memory remain unchanged. ACC.i [m].(i+1); [m].i:bit data memory (i=0~6) ACC.7 [m].0
Description
Operation
Affected flag(s)
11th
HT49C10
A,[m]
Subtract data memory carry from accumulator contents specified data memory complement carry flag subtracted from accumulator, leaving result accumulator. ACC+[m]+C
Description
Operation Affected flag(s)
SBCM A,[m]
Subtract data memory carry from accumulator contents specified data memory complement carry flag subtracted from accumulator, leaving result data memory. ACC+[m]+C
Description
Operation Affected flag(s)
Skip decrement data memory zero contents specified data memory decremented one. result zero, next instruction skipped. result zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip ([m]-1)=0, ([m]-1)
Description
Operation Affected flag(s)
SDZA
Decrement data memory place result ACC, skip zero contents specified data memory decremented one. result zero, next instruction skipped. result stored accumulator data memory remains unchanged. result zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip ([m]-1)=0, ([m]-1)
Description
Operation Affected flag(s)
11th
HT49C10
data memory Each specified data memory one.
Description Operation Affected flag(s)
[m].i
data memory specified data memory one. [m].i
Description Operation Affected flag(s)
Skip increment data memory zero contents specified data memory incremented one. result zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip ([m]+1)=0, ([m]+1)
Description
Operation Affected flag(s)
SIZA
Increment data memory place result ACC, skip zero contents specified data memory incremented one. result zero, next instruction skipped result stored accumulator. data memory remains unchanged. result zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip ([m]+1)=0, ([m]+1)
Description
Operation Affected flag(s)
11th
HT49C10
[m].i
Skip data memory zero specified data memory zero, next instruction skipped. data memory zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip [m].i0
Description
Operation Affected flag(s)
A,[m]
Subtract data memory from accumulator specified data memory subtracted from contents accumulator, leaving result accumulator. ACC+[m]+1
Description Operation Affected flag(s)
SUBM A,[m]
Subtract data memory from accumulator specified data memory subtracted from contents accumulator, leaving result data memory. ACC+[m]+1
Description Operation Affected flag(s)
Subtract immediate data from accumulator immediate data specified code subtracted from contents accumulator, leaving result accumulator. ACC+x+1
Description Operation Affected flag(s)
11th
HT49C10
SWAP
Swap nibbles within data memory low-order high-order nibbles specified data memory (one data memories) interchanged. [m].3~[m].0 [m].7~[m].4
Description Operation Affected flag(s)
SWAPA
Swap data memory-place result accumulator low-order high-order nibbles specified data memory interchanged, writing result accumulator. contents data memory remain unchanged. ACC.3~ACC.0 [m].7~[m].4 ACC.7~ACC.4 [m].3~[m].0
Description
Operation Affected flag(s)
Skip data memory zero contents specified data memory zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip [m]=0
Description
Operation Affected flag(s)
Move data memory ACC, skip zero contents specified data memory copied accumulator. contents zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip [m]=0,
Description
Operation Affected flag(s)
11th
HT49C10
[m].i
Skip data memory zero specified data memory zero, following instruction, fetched during current instruction execution, discarded dummy cycle replaced proper instruction (two cycles). Otherwise proceed with next instruction (one cycle). Skip [m].i=0
Description
Operation Affected flag(s)
TABRDC
Move code (current page) TBLH data memory byte code (current page) addressed table pointer (TBLP) moved specified data memory high byte transferred TBLH directly. code (low byte) TBLH code (high byte)
Description
Operation Affected flag(s)
TABRDL
Move code (last page) TBLH data memory byte code (last page) addressed table pointer (TBLP) moved data memory high byte transferred TBLH directly. code (low byte) TBLH code (high byte)
Description Operation Affected flag(s)
A,[m]
Logical accumulator with data memory Data accumulator indicated data memory perform bitwise logical Exclusive_OR operation result stored accumulator. "XOR"
Description Operation Affected flag(s)
11th
HT49C10
XORM A,[m]
Logical data memory with accumulator Data indicated data memory accumulator perform bitwise logical Exclusive_OR operation. result stored data memory. zero flag affected. "XOR"
Description
Operation Affected flag(s)
Logical immediate data accumulator Data accumulator specified data perform bitwise logical Exclusive_OR operation. result stored accumulator. zero flag affected. "XOR"
Description
Operation Affected flag(s)
11th
HT49C10
Holtek Semiconductor Inc. (Headquarters) No.3 Creation Science-based Industrial Park, Hsinchu, Taiwan, R.O.C. Tel: 886-3-563-1999 Fax: 886-3-563-1189 Holtek Semiconductor Inc. (Taipei Office) No.576, Sec.7 Chung Hsiao Rd., Taipei, Taiwan, R.O.C. Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline) Holtek Microelectronics Enterprises Ltd. RM.711, Tower Cheung Plaza, Cheung Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657 Copyright 1999 HOLTEK SEMICONDUCTOR INC. information appearing this Data Sheet believed accurate time publication. However, Holtek assumes responsibility arising from specifications described. applications mentioned herein used solely purpose illustration Holtek makes warranty representation that such applications will suitable without further modification, recommends products application that present risk human life malfunction otherwise. Holtek reserves right alter products without prior notification. most up-to-date information, please visit site http://www.holtek.com.tw.
11th
Other recent searches
PCC-D125H - PCC-D125H PCC-D125H Datasheet
GPPD-100-1B - GPPD-100-1B GPPD-100-1B Datasheet
DS07-12522-2E - DS07-12522-2E DS07-12522-2E Datasheet
AN6150 - AN6150 AN6150 Datasheet
2SC5939G - 2SC5939G 2SC5939G Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
