8-Bit, MSPS Converter AD9057 PWRDN AD9057 BIAS VREF VRE

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

8-Bit, MSPS Converter AD9057 PWRDN AD9057 BIAS VREF VRE

Datasheet Thumbnail

Top Searches for this datasheet

FEATURES 8-Bit, Power ADC: Typical Analog Bandwidth On-Chip +2.5 Reference Analog Input Range Single Supply Operation Logic Interface Power-Down Mode: APPLICATIONS Digital Communications (QAM Demodulators) YC/Composite Video Processing Digital Data Storage Read Channels Medical Imaging Digital Instrumentation
8-Bit, MSPS Converter AD9057
PWRDN
AD9057
BIAS VREF VREF +2.5V D7-D0
ENCODE
PRODUCT DESCRIPTION
AD9057 8-bit monolithic analog-to-digital converter optimized cost, power, small size, ease use. With MSPS encode rate capability full-power analog bandwidth MHz, component ideal applications requiring excellent dynamic performance. minimize system cost power dissipation, AD9057 includes internal +2.5 reference track-and-hold circuit. user must provide only power supply encode clock. external reference driver components required many applications. AD9057's encode input TTL/CMOS compatible 8-bit digital outputs operated from supplies. power-down function exercised bring total consumption power-down mode digital outputs driven high impedance state.
Fabricated advanced BiCMOS process, AD9057 available space saving 20-lead surface mount plastic package SSOP) specified over industrial (-40°C +85°C) temperature range. Customers desiring multichannel digitization consider AD9059, dual 8-bit, MSPS monolithic based AD9057 core. AD9059 available 28-lead surface mount plastic package SSOP) specified over industrial temperature range.
CONFIGURATION
PWRDN VREF VREF (LSB)
AD9057
VIEW (Not Scale) BIAS ENCODE (MSB)
REV.
Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Analog Devices. Analog Devices, Inc., 1996 Technology Way, P.O. 9106, Norwood, 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703
AD9057-SPECIFICATIONS
external reference; ENCODE MSPS unless otherwise noted)
AD9057BRS
Test Level Units Bits ppm/°C ppm/°C MSPS MSPS
Parameter
RESOLUTION ACCURACY Differential Nonlinearity Integral Nonlinearity Missing Codes Gain Error1 Gain Tempco1 ANALOG INPUT Input Voltage Range (Centered +2.5 Input Offset Voltage Input Resistance Input Capacitance Input Bias Current Analog Bandwidth BANDGAP REFERENCE Output Voltage Temperature Coefficient SWITCHING PERFORMANCE Maximum Conversion Rate Minimum Conversion Rate Aperture Delay (tA) Aperture Uncertainty (Jitter) Output Valid Time (tV)2 Output Propagation Delay (tPD)2 DYNAMIC PERFORMANCE Transient Response Overvoltage Recovery Time Signal-to-Noise Ratio (SINAD) (With Harmonics) 10.3 Effective Number Bits 10.3 Signal-to-Noise Ratio (SNR) (Without Harmonics) 10.3 Harmonic Distortion 10.3 Harmonic Distortion 10.3 Tone Intermodulation Distortion (IMD) Differential Phase Differential Gain DIGITAL INPUTS Logic Voltage Logic Voltage Logic Current Logic Current Input Capacitance Encode Pulse Width High Encode Pulse Width
Temp
+25°C Full +25°C Full Full +25°C Full Full +25°C +25°C Full +25°C +25°C +25°C Full +25°C Full Full Full Full +25°C +25°C Full Full +25°C +25°C
0.75 0.75
GUARANTEED -2.5
14.2
+25°C +25°C +25°C +25°C
43.5
Bits Bits
+25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C Full Full Full Full +25°C +25°C +25°C
Degrees
REV.
AD9057
Parameter
DIGITAL OUTPUTS Logic Voltage (VDD Logic Voltage (VDD Logic Voltage Output Coding POWER SUPPLY Supply Current Supply Current (VDD Power Dissipation5, Power-Down Dissipation Power Supply Rejection Ratio (PSRR) Temp Full Full Full Test Level 2.95 4.95 0.05 Offset Binary Code Units
Full Full Full Full +25°C
mV/V
NOTES Gain error gain temperature coefficient based only (with fixed +2.5 external reference). measured from level ENCODE 10%/90% levels digital output swing. digital output load during test exceed load current SNR/harmonics based analog input voltage -0.5 dBFS referenced full-scale input range. Digital supply current based output drive with loading under dynamic test conditions. Power dissipation based MSPS encode 10.3 analog input dynamic test conditions 5%). Typical thermal impedance style (SSOP) 20-pin package: 46°C/W, 80°C/W, 126°C/W. Specifications subject change without notice.
EXPLANATION TEST LEVELS
Test Level
Description 100% Production Tested 100% Production Tested +25°C Sample Tested Specified Temperatures Sample Tested Only Parameter Guaranteed Design Characterization Testing Parameter Typical Value Only 100% Production Tested +25°C; Guaranteed Design Characterization Testing Industrial Temperature Range
ENCODE
DIGITAL OUTPUTS
APERTURE DELAY PULSE WIDTH HIGH PULSE WIDTH OUTPUT VALID TIME OUTPUT PROP DELAY
14.2
Figure Timing Diagram
REV.
AD9057
ABSOLUTE MAXIMUM RATINGS DESCRIPTIONS Name PWRDN Function Power-Down Function Select; Logic HIGH Power-Down Mode (Digital Outputs High Impedance State). Internal Reference Output (+2.5 typ); Bypass with Ground. Reference Input (+2.5 typ, 10%). Ground (Analog/Digital). Analog Power Supply. Bias Coupling IN). Analog Input ADC. Encode Clock (ADC Samples Rising Edge ENCODE). Digital Outputs ADC. Digital Output Power Supply. Nominally
Analog Inputs -0.5 Digital Inputs -0.5 VREF Input -0.5 Digital Output Current Operating Temperature -55°C +125°C Storage Temperature -65°C +150°C Maximum Junction Temperature +175°C Maximum Case Temperature +150°C
ORDERING GUIDE
VREF
VREF BIAS ENCODE
Model AD9057BRS AD9057/PCB
Temperature Range -40°C +85°C +25°C
Package Option RS-20 Evaluation Board
Table Digital Coding (VREF +2.5
Analog Input 2.502 2.498
Voltage Level Positive Full Scale Midscale +1/2 Midscale -1/2 Negative Full Scale
Digital Output 1111 1111 1000 0000 0111 1111 0000 0000
11-14, 17-20 D7-D4, D3-D0
CONFIGURATION
PWRDN VREF VREF (LSB)
AD9057
VIEW (Not Scale) BIAS ENCODE (MSB)
CAUTION (electrostatic discharge) sensitive device. Electrostatic charges high 4000 readily accumulate human body test equipment discharge without detection. Although AD9057 features proprietary protection circuitry, permanent damage occur devices subjected high energy electrostatic discharges. Therefore, proper precautions recommended avoid performance degradation loss functionality.
WARNING!
SENSITIVE DEVICE
REV.
Typical Performance Characteristics-AD9057
ENCODE 60MSPS ANALOG 10.3MHz, -0.5dBFS SINAD 46.1dB ENOB 7.36 BITS 46.5dB
ENCODE 60MSPS -0.5dBFS
HARMONIC
HARMONIC ANALOG INPUT FREQUENCY
FREQUENCY
Figure Spectral Plot MSPS, 10.3
Figure Harmonic Distortion Frequency
ENCODE 60MSPS ANALOG 76MHz, -0.5dBFS SINAD 44.9dB ENOB 7.16 BITS 45.2dB
ENCODE 60MSPS 9.5MHz -7.0dBFS 9.9MHz -7.0dBFS -52.0dBc -53.0dBc
FREQUENCY
FREQUENCY
Figure Spectral Plot MSPS,
Figure Two-Tone Intermodulation Distortion
SINAD
SINAD 10.3MHz, -0.5dBFS
ENCODE 60MSPS -0.5dBFS
ANALOG INPUT FREQUENCY
ENCODE RATE MSPS
Figure SINAD/SNR Frequency
Figure SINAD/SNR Encode Rate
REV.
AD9057-Typical Performance Characteristics
10.3MHz, -0.5dBFS
ENCODE RATE MSPS
TEMPERATURE
Figure Power Dissipation Encode Rate
Figure Temperature/Supply (VDD V/+5
46.5 46.0 45.5 45.0 44.5 SINAD
46.5 45.5
ENCODE 60MSPS 10.3MHz, -0.5dBFS
44.0 43.5 43.0 42.5 42.0 41.5 TEMPERATURE
44.5 SINAD 43.5 42.5 ENCODE 60MSPS 10.3MHz, -05dBFS
8.35 ENCODE HIGH PULSE WIDTH
10.9
Figure SINAD/SNR Temperature
Figure SINAD/SNR Encode Pulse Width
-0.2 -0.4
GAIN ERROR
GAIN
-0.6 -0.8 -1.0 -1.2 -1.4 -1.6 -1.8
ENCODE 60MSPS -0.5dBFS
TEMPERATURE
ANALOG FREQUENCY
Figure Gain Temperature (with External +2.5 Reference)
Figure Frequency Response
REV.
AD9057
THEORY OPERATION
AD9057 combines Analog Devices' proprietary MagAmp gray code conversion circuitry with flash converter technology provide high performance, cost ADC. design architecture ensures power, high speed, 8-bit accuracy. single-ended TTL/CMOS compatible ENCODE input controls timing sampling analog input strobing digital outputs (D7-D0). internal voltage reference (VREF OUT) used control gain offset external reference applied. analog input signal buffered input applied high speed track-and-hold. circuit holds analog input value during conversion process (beginning with rising edge ENCODE command). T/H's output signal passes through gray code flash conversion stages generate coarse fine digital representations held analog input level. Decode logic combines multistage data aligns 8-bit word strobed outputs rising edge ENCODE command. MagAmp/Flash architecture AD9057 results three pipeline delays output data.
USING AD9057 Analog Inputs
AD8041 (-0.5V +0.5V) 0.1µF
AD9057
Figure Coupled AD9057 (Inverted VIN)
Voltage Reference
stable accurate +2.5 voltage reference built into AD9057 (VREF OUT). reference output used gain offset connecting VREFOUT VREF internal reference capable providing drive current (for biasing analog input other user circuitry). Some applications require greater accuracy, improved temperature performance, gain adjustments which cannot obtained using internal reference. external voltage applied VREF with VREF disconnected gain adjustment (the VREF internally tied directly circuitry). gain offset will vary simultaneously with external reference adjustment with ratio adjustment +2.5 reference varies gain input range center offset mV). Theoretical input voltage range versus reference input voltage calculated from following equations: VRANGE (p-p) VREF IN/2.5 VMIDSCALE VREF VTOP-OF-RANGE VREF VRANGE/2 VBOTTOM-OF-RANGE VREF VRANGE/2
Digital Logic V/+3 Systems)
AD9057 provides single-ended analog input impedance input requires bias current (typical) centered near +2.5 10%). bias provided user derived from ADC's internal voltage reference. Figure shows cost bias implementation allowing user capacitively couple signals directly into without additional active circuitry. best dynamic performance, VREF should decoupled ground with capacitor minimize modulation reference voltage) bias resistor should approximately bias resistor 20%) included within AD9057 used reduce application board size complexity.
0.1µF p-p) BIAS
0.1µF
AD9057
digital inputs outputs AD9057 easily configured interface directly with logic systems. ENCODE power-down (PWRDN) inputs CMOS stages with thresholds making inputs compatible with TTL, CMOS, CMOS logic families. with high speed data converters, encode signal should clean jitter free prevent degradation dynamic performance. AD9057's digital outputs will also interface directly with CMOS logic systems. voltage supply (VDD) these CMOS stages isolated from analog voltage supply. varying voltage this supply digital output HIGH level will change systems. Care should taken isolate supply voltage from analog supply minimize digital noise coupling into ADC.
Figure Capacitively Coupled AD9057
Figure shows typical connections high performance biasing using ADC's internal voltage reference. components powered from single supply example analog input signals referenced ground).
REV.
AD9057
AD9057 provides high impedance digital output operation when driven into power-down mode (PWRDN, logic HIGH). (minimum) power-down time should provided before high impedance characteristic required outputs. power-up period should provided ensure accurate output data after reactivation (valid output data available three clock cycles after delay).
Timing
provides sufficient pixel pixel transient settling time ensure accurate MSPS video digitization. Figure shows typical video digitizer implementation AD9057.
AD9057
GREEN AD9057
AD9057 guaranteed operate with conversion rates from MSPS MSPS. MSPS designed operate with encode duty cycle 50%, performance insensitive moderate variations. Pulse width variations (allowing encode signal meet minimum/ maximum HIGH/LOW specifications) will cause degradation performance (see Figure timing diagram).
Power Dissipation
BLUE AD9057
PIXEL CLOCK H-SYNC
power dissipation AD9057 specified reflect typical application setup under following conditions: encode MSPS, analog input -0.5 dBFS 10.3 MHz, digital outputs loaded with typical maximum). actual dissipation will vary these conditions modified user applications. Figure shows typical power consumption AD9057 versus encode frequency supply voltage. power-down function allows users reduce power dissipation when data required. TTL/CMOS HIGH signal (PWRDN) shuts down portions brings total power dissipation less than internal bandgap voltage reference remains active during power-down mode minimize reactivation time. power-down function desired, should tied ground.
APPLICATIONS
Figure Video Encoder
Evaluation Board
AD9057/PCB evaluation board provides easy analog/digital interface 8-bit, MSPS ADC. board includes typical hardware configurations variety high speed digitization evaluations. board components include AD9057 20-pin SSOP package), optional analog input buffer amplifier, digital output latch, board timing drivers, analog reconstruction digital-to-analog converter, configurable jumpers coupling, coupling, power-down function testing. board configured shipment coupling using AD9057's internal voltage reference. coupled analog input applications, amplifier configured operate unity gain inverter with adjustable offset analog input signal. full-scale drive analog input signal should into (R1) referenced ground amplifier offsets analog signal +VREF (+2.5 typical) center voltage proper input drive. coupled operation, connect (analog input (amplifier output analog input AD9057) using board jumper connectors. offset analog input signal modified adjusting potentiometer R10. coupled analog input applications, amplifier removed from analog signal path. analog signal coupled into input AD9057 through capacitor pulls analog input bias current from VREF voltage through resistor internal AD9057 (BIAS OUT). analog input signal board should into (R1) full-scale drive. coupled operation, connect (analog input feedthrough capacitor) analog input internal bias resistor) using board jumper connectors. onboard reference voltage used drive external reference applied. internal voltage reference, connect (VREF VREF IN). apply external voltage reference, connect (external reference from banana jack VREF IN). external voltage reference should +2.5 10%.
wide analog bandwidth AD9057 makes attractive variety high performance receiver encoder applications. Figure shows ADCs typical cost demodulator implementation cable, satellite, wireless modem receivers. excellent dynamic performance higher analog input frequencies encode rates empowers users employ direct sampling techniques (refer Figure spectral plot). sampling eliminates simplifies analog mixer filter stages reduce total system cost power.
AD9057 AD9057
Figure Digital Receiver
high sampling rate analog bandwidth AD9057 ideal computer video digitizer applications. With full-power analog bandwidth maximum sampling rate,
REV.
AD9057
power-down function AD9057 exercised through board jumper connection. Connect PWRDN) power-down operation. normal operation, connect (ground PWRDN). encode signal source should TTL/CMOS compatible capable driving termination (R7). digital outputs AD9057 buffered through latches evaluation board (U3) available user connector Pins 30-37. Latch timing derived from ENCODE clock digital clocking signal provided board user connector Pins onboard reconstruction digital-to-analog converter available quick evaluations performance using oscilloscope spectrum analyzer. converts ADC's digital outputs analog signal examination connector. clocked ENCODE frequency. AD9760 10-bit/100 MSPS single supply DAC. reconstruction signal facilitates quick system troubleshooting confirmation functionality without requiring external digital memory, timing, display interfaces. used limited dynamic testing, customers should note that test results will based combined performance (the best performance will recognized evaluating digital outputs directly).
ENCODE PWRDN
VREFIN
Digital Inputs
Analog Input
+VDD,
D0-D7 VREFIN BIAS
Digital Outputs
Bias Output
VREFOUT VREFIN 2.5k
VREF Output
VREF Input
Figure Equivalent Circuits
REV.
AD9057
0.1µF 0.1µF PWRDN (LSB) BIAS (MSB) 74ACQ574 0.1µF 74AC00 74AC00 74AC00 AD9760AR 0.1µF 0.1µF PWRDN
ANALOG
AD8041Q
C37DRPF
ENCODE
74AC00
DVDD (MSB) AVDD COMP2 (LSB) COMP1 FSADJ REFIO REFLO SLEEP
0.1µF
0.1µF 10µF
ANALOG RECONSTRUCT
IOUT
PWRDN
0.1µF 0.1µF DECOUPLING CAPS 0.1µF 0.1µF 0.1µF 10µF 0.1µF 0.1µF
Figure Evaluation Board Schematic
-10-
REV.
AD9057
Figure Evaluation Board Layout
REV.
-11-
AD9057
OUTLINE DIMENSIONS
Dimensions shown inches (mm).
20-Lead SSOP (RS-20)
0.295 (7.50) 0.271 (6.90)
0.311 (7.9) 0.301 (7.64)
0.078 (1.98) 0.068 (1.73)
0.07 (1.78) 0.066 (1.67)
0.212 (5.38) 0.205 (5.21)
0.008 (0.203) 0.002 (0.050)
0.0256 (0.65)
SEATING 0.009 (0.229) PLANE 0.005 (0.127)
0.037 (0.94) 0.022 (0.559)
-12-
REV.
PRINTED U.S.A.
C2156-10-7/96

8-Bit, MSPS Converter AD9057 PWRDN AD9057 BIAS VREF VRE

Top Searches for this datasheet

Other recent searches