The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

DESCRIPTION: inverter cell data sheets Truth Table: at6


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



INV1 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells1X
INV1
VDD!
VSS!
($Revision: 1.27
12:17:53 1996
INV1 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=1.0
Ring
TIMING TABLE
Path Rise Slope -0.065950
(NomProc,25degC,trf=2ns)
Rise -0.097780 Fall Slope -0.032980 Fall -0.333650
TIMING TABLE
Path Rise Slope -0.056430
(NomProc,25degC,trf=2ns)
Rise -0.057540 Fall Slope -0.028450 Fall -0.146410
INV1 Typical Case Path Delays rise fall
INV1 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:17:53 1996
INV1D ATL60 CMOS Gate Array
DESCRIPTION: Dual inverters
cell data sheets
Truth Table:
at60Cells
INV1D
VDD!
VSS!
VDD!
VSS!
($Revision: 1.27
12:17:53 1996
INV1D ATL60 CMOS Gate Array
DESCRIPTION: Dual inverters
cell data sheets
SITES: Core Ring LOADS: I0=1.0 I1=1.0
TIMING TABLE
Path Rise Slope -0.065950 0.065950
(NomProc,25degC,trf=2ns)
Rise -0.097780 0.097780 Fall Slope -0.032980 0.032980 Fall -0.333650 0.333650
TIMING TABLE
Path Rise Slope -0.056850 0.056850
(NomProc,25degC,trf=2ns)
Rise -0.045520 0.045520 Fall Slope -0.026950 0.026950 Fall -0.198440 0.198440
INV1D Typical Case Path Delays rise fall rise fall
INV1D Typical Case Path Delays rise fall rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:17:53 1996
INV1Q ATL60 CMOS Gate Array
DESCRIPTION: Quad inverters
cell data sheets
at60Cells
Truth Table:
INV1Q
VDD!
VDD!
VSS! VDD!
VSS! VDD!
VSS!
VSS!
($Revision: 1.27
12:17:53 1996
INV1Q ATL60 CMOS Gate Array
DESCRIPTION: Quad inverters
cell data sheets
SITES: Core Ring LOADS: I0=1.0 I1=1.0 I2=1.0 I3=1.0
TIMING TABLE
Path Rise Slope -0.065960 0.066110 0.066220 0.066110
(NomProc,25degC,trf=2ns)
Rise -0.097010 0.094570 0.092730 0.094570 Fall Slope -0.032990 0.033240 0.033210 0.033240 Fall -0.333140 0.322350 0.322850 0.322350
TIMING TABLE
Path Rise Slope -0.056840 0.056640 0.056590 0.056640
(NomProc,25degC,trf=2ns)
Rise -0.045280 0.051720 0.059410 0.051720 Fall Slope -0.026950 0.027840 0.027220 0.027840 Fall -0.198020 0.182460 0.190670 0.182460
INV1Q Typical Case Path Delays rise fall rise fall rise fall rise fall
INV1Q Typical Case Path Delays rise fall rise fall rise fall rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:17:53 1996
INV1TQ ATL60 CMOS Gate Array
DESCRIPTION: Quad State inverter
cell data sheets
at60Cells
Truth Table:
INV1TQ
VDD!
VSS! VDD!
VDD!
VDD!
VDD!
VSS!
VSS!
VSS! VDD!
VSS! VDD!
VSS!
($Revision: 1.27
12:18:57 1996
INV1TQ ATL60 CMOS Gate Array
DESCRIPTION: Quad State inverter
cell data sheets
SITES: Core Ring LOADS: O0=1.0 O1=1.0 O2=1.0 O3=1.0 I0=1.0 I1=1.0 I2=1.0 I3=1.0 E0=1.0 E1=1.0
TIMING TABLE
Path Rise Slope -0.124430 0.124440 0.124430 0.124440 0.124900 0.124900 0.124720 0.124980 0.125040 0.124980 0.124620 0.124980
(NomProc,25degC,trf=2ns)
Rise -0.131310 0.130760 0.131720 0.130380 0.431800 0.432330 0.439580 0.429180 0.390840 0.393280 0.397980 0.393380 Fall Slope -0.049150 0.049160 0.049150 0.049160 0.047650 0.047650 0.047820 0.047650 0.047620 0.047520 0.047530 0.047620 Fall -0.372720 0.372590 0.372910 0.372390 0.835360 0.835710 0.835360 0.835750 0.765830 0.767540 0.767240 0.766060
TIMING TABLE
Path Rise Slope -0.097830 0.097830 0.097830 0.097830 0.099890 0.100020 0.100110 0.100300 0.100640 0.100640 0.100630 0.100650
(NomProc,25degC,trf=2ns)
Rise -0.123220 0.123220 0.123220 0.123220 0.275330 0.263240 0.259910 0.254920 0.197820 0.198240 0.197920 0.198180 Fall Slope -0.037290 0.037290 0.037290 0.037290 0.036970 0.036580 0.036860 0.036860 0.036930 0.037430 0.037280 0.037420 Fall -0.237940 0.237940 0.237940 0.237940 0.591290 0.596920 0.596790 0.596960 0.543060 0.537620 0.544190 0.537650
INV1TQ Typical Case Path Delays rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise
INV1TQ Typical Case Path Delays rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise fall rise
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:18:57 1996
INV2 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells
INV2
VDD!
VSS! VDD!
VSS!
($Revision: 1.27
12:18:57 1996
INV2 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=2.0
Ring
TIMING TABLE
Path Rise Slope -0.032760
(NomProc,25degC,trf=2ns)
Rise -0.107010 Fall Slope -0.017520 Fall -0.271270
TIMING TABLE
Path Rise Slope -0.028300
(NomProc,25degC,trf=2ns)
Rise -0.087860 Fall Slope -0.014300 Fall -0.152180
INV2 Typical Case Path Delays rise fall
INV2 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:18:57 1996
INV2T ATL60 CMOS Gate Array
DESCRIPTION: State inverter with active high enable
cell data sheets
Truth Table:
at60Cells
INV2T
VDD!
VSS! VDD!
VSS!
VDD!
VSS!
($Revision: 1.27
12:18:57 1996
INV2T ATL60 CMOS Gate Array
DESCRIPTION: State inverter with active high enable
cell data sheets
SITES: Core Ring LOADS: O=1.0 I=2.0 E=1.5
TIMING TABLE
Path Rise Slope -0.048020 0.051490
(NomProc,25degC,trf=2ns)
Rise -0.172190 0.189620 Fall Slope -0.032770 0.036780 Fall -0.285880 0.178680
TIMING TABLE
Path Rise Slope -0.038150 0.040460
(NomProc,25degC,trf=2ns)
Rise -0.133030 0.081930 Fall Slope -0.025080 0.028720 Fall -0.163580 0.013300
INV2T Typical Case Path Delays rise fall rise fall
INV2T Typical Case Path Delays rise fall rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:18:57 1996
INV3 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells
INV3
VDD!
VSS! VDD!
VSS! VDD!
VSS!
($Revision: 1.27
12:18:57 1996
INV3 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=3.0
Ring
TIMING TABLE
Path Rise Slope -0.022110
(NomProc,25degC,trf=2ns)
Rise -0.125470 Fall Slope -0.012290 Fall -0.288620
TIMING TABLE
Path Rise Slope -0.018930
(NomProc,25degC,trf=2ns)
Rise -0.096070 Fall Slope -0.009920 Fall -0.157640
INV3 Typical Case Path Delays rise fall
INV3 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:18:57 1996
INV4 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells
INV4
VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS!
($Revision: 1.27
12:18:57 1996
INV4 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=4.0
Ring
TIMING TABLE
Path Rise Slope -0.016420
(NomProc,25degC,trf=2ns)
Rise -0.135590 Fall Slope -0.009510 Fall -0.305530
TIMING TABLE
Path Rise Slope -0.014030
(NomProc,25degC,trf=2ns)
Rise -0.091090 Fall Slope -0.007590 Fall -0.170140
INV4 Typical Case Path Delays rise fall
INV4 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:18:57 1996
INV8 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells
INV8
VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VSS!
($Revision: 1.27
12:20:12 1996
INV8 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=8.0
Ring
TIMING TABLE
Path Rise Slope -0.008280
(NomProc,25degC,trf=2ns)
Rise -0.168070 Fall Slope -0.004960 Fall -0.372090
TIMING TABLE
Path Rise Slope -0.007110
(NomProc,25degC,trf=2ns)
Rise -0.125740 Fall Slope -0.004160 Fall -0.193570
INV8 Typical Case Path Delays rise fall
INV8 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:20:12 1996
INV10 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
Truth Table:
at60Cells
INV10
VDD!
VDD!
VDD!
VDD! VSS!
VDD! VSS!
VDD! VSS!
VSS! VDD!
VSS! VDD!
VSS! VDD!
VDD!
VSS!
VSS! VDD!
VSS! VDD!
VSS!
VSS! VDD!
VSS! VDD!
VSS!
VSS!
($Revision: 1.27
12:20:12 1996
INV10 ATL60 CMOS Gate Array
DESCRIPTION: inverter
cell data sheets
SITES: Core LOADS: I=1.0
Ring
TIMING TABLE
Path Rise Slope -0.006480
(NomProc,25degC,trf=2ns)
Rise -0.631910 Fall Slope -0.003050 Fall -0.796850
TIMING TABLE
Path Rise Slope -0.005640
(NomProc,25degC,trf=2ns)
Rise -0.458710 Fall Slope -0.002500 Fall -0.569220
INV10 Typical Case Path Delays rise fall
INV10 Typical Case Path Delays rise fall
Delay (ns)
Delay (ns)
Number unit loads
Number unit loads
($Revision: 1.27
12:20:12 1996

Other recent searches


ZHX1000 - ZHX1000   ZHX1000 Datasheet
XZM2ACR55W-1 - XZM2ACR55W-1   XZM2ACR55W-1 Datasheet
TMP88CS42FG - TMP88CS42FG   TMP88CS42FG Datasheet
TMP88PS42FG - TMP88PS42FG   TMP88PS42FG Datasheet
TMP88CS42NG - TMP88CS42NG   TMP88CS42NG Datasheet
TMP88PS42NG - TMP88PS42NG   TMP88PS42NG Datasheet
TLV320AIC3107 - TLV320AIC3107   TLV320AIC3107 Datasheet
NSD914XV2T1 - NSD914XV2T1   NSD914XV2T1 Datasheet
NSR0320MW2T1 - NSR0320MW2T1   NSR0320MW2T1 Datasheet
NSR1020MW2T1G - NSR1020MW2T1G   NSR1020MW2T1G Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive