The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Integrated Dual Channel 2-Gb/s Fibre Channel-to-PCI-X Controller


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Emerald JNIC-1560
Integrated Dual Channel 2-Gb/s Fibre Channel-to-PCI-X Controller
Highlights
fully independent Fibre Channel (FC) ports single ASIC Sustained bandwidth MB/s with maximum burst rate 1.064 GB/s Integrated PCI-X, MHz, 64-bit host interface
Overview
JNI® Corporation's fifth-generation Fibre Channel controller provides fully independent, high performance ports high bandwidth paths storage area network (SAN). controller sustain unprecedented MB/s I/O, highest class. Furthermore, burst host system full PCI-X speed 1.064 GB/s. integrated multi-task RISC-based engines minimize host overhead, making JNIC-1560 ideal candidate high-end servers high-performance embedded storage applications.
Additional Features
controller customizable through optional external Serial EEPROM device. controller integrates necessary logic update external Flash that used store expansion BIOS other nonvolatile information. JNIC-1560 implements number manufacturing debugging features enhance ease product integration testing. supports both internal external loop-back modes IEEE-1149.1 compatible JTAG boundary Scan.
Performance
JNIC-1560 employs wide array technologies enhance total system performance. embedded engines handle context switching maximize data throughput enterprise environment, where large number initiators targets integrated make SAN. These on-board engines each queue on-chip active exchanges. Optionally, they operate over 32,000 locally stored active exchanges. These engines employ unique delivery scheme that continuously chains I/Os issued operating system, reducing number system interrupts below one. unique data flow architecture enables latency data paths both receive transmit channels.
Flexible Architecture
JNIC-1560 offers flexible architecture that makes ideal choice variety embedded applications. JNIC-1560 interfaces external SERDES through 10-bit (double edge clocked) 20-bit interface. This allows users choose from wide array external SERDES devices meet their specific product requirement. designed operate with GBIC connectors. controller supports topologies (i.e. switched fabric, arbitrated loop point-to-point), Class Class Class services. device capable sending receiving frames mode automatically sending optional headers.
Embedded Applications
JNIC-1560 supports individual AL_PA aliases port custom failover designs. power dissipation eliminates requirement heat sink physically confined environments. JNIC-1560 provides eight general-purpose pins (four port) that programmed control local peripheral logic. JNIC-1560 also provides path software interface external on-board 16-bit control/status register. addition, controller interrupted from local processor. JNIC-1560 comes 476-pin PBGA package. Thirty-six ground pins located center package uses improve heat dissipation
Software
JNIC-1560, like it's predecessor controllers (JNIC-1460, JNIC-1260 JNIC-1160), utilizes multi-layer software architecture designed significantly reduce time-to-market. Through on-chip firmware, JNIC-1560 support multiple Fibre Channel protocols like FCP, FC-Tape, FC-BB, etc. on-chip firmware extendable through dynamic load feature. firmware each port loaded executed independent other port
Design-In Tools
JNIC-1560 comes with technical information binder including hardware software programming manuals application notes.
Features
fully independent Gb/s enabled Ports Sustained bandwidth MB/s Native PCI-X Host interface MHz, 64-bit) Maximum PCI-X burst bandwidth 1.064 GB/s Host interface Compliant MHz) Switched Fabric, Arbitrated Loop, Point-to-point topology support 20-bit external SERDES support Multi-protocol capable (FCP, FC-Tape, FC-BB, FC-VI) Class services supported Independent RISC based Engine port Direct support 32.5 local active exchanges Proprietary latency data flow architecture Initiator target mode capable Multi-layer software architecture 476-pin PBGA package
Figure JNIC-1560 High Level Block Diagram. dashed blocks represent optional components.
64-bit 64-bit PCI-X Host Interface JTAG 2.12 Gb/s SERDES Port 2.12 Gb/s SERDES
Emerald IV-x
JNIC-1560 Port Local Port Interface GPIO
SSRAM
Flash
SEEPROM JTAG
Technical Specifications
Host (PCI/PCI-X) Interface: 32/64-bit 32/64-bit PCI-X Maximum PCI-X burst rate 1064 MBytes/sec Maximum burst rate MBytes/sec PCI-X Split Transaction support Zero wait state Master transfers with cache line streaming Support Message Signaled Interrupt Independent REQ/GNT pairs port Programmable parity Dual address cycle capable PCI-X compliant Fibre Channel Interface: fully independent Fibre Channel ports MB/s full-duplex data rate Gb/s Fibre Channel with Auto Speed Detect Switched fabric, point-to-point, arbitrated loop Multi-Protocol Capable (FCP, FC-BB, FC-VI) Dedicated RISC Engine each port Dynamic half-duplex support Supports AL_PA aliasing Link diagnostics, including loop back control, error status block, control busy indicator frame transmit receive mode GBIC Support FC-AL-2 ver. compliant Local Port Interface: Synchronous SRAM local command storage 8-Mbit flash memory support Parity protected data paths general purpose pins port) local interrupt inputs Optional 4K-bit Serial EEPROM interface Software Support: Multi-layer Concurrent target initiator mode support FCP, FC-BB FC-Tape support Physical Dimensions: PBGA 35mm 35mm 1.27 pitch Environmental: Operating temperature: Storage Temperature: Relative humidity: non-condensing Maximum Power consumption: Watts Reliability: 100,000 hours MTBF Internal external loopback modes IEEE 1149.1 JTAG interface Parity protection data paths
CMD, Host Interface Block RCV, CHNLs
Send Buffer
Send Control External Control 20-bit SERDES
Receive Buffer
Receive Control
Command Manager
Local Port
Command Buffer
Multi-Task RISC Engine
Local Port Interface Block
Figure Detailed Diagram Port Block controller) Corporation 10945 Vista Sorrento Pkwy Diego, 92130 858.523.7000 phone 858.523.7007 ©2001 Corporation. rights reserved. JNI, JNIC, Emerald registered trademarks trademarks Corporation. Features specifications subject change without notice.
30-00114-000-A 05/01

Other recent searches


TA1083A - TA1083A   TA1083A Datasheet
STD1NC60 - STD1NC60   STD1NC60 Datasheet
PC852 - PC852   PC852 Datasheet
PC853 - PC853   PC853 Datasheet
PC853H - PC853H   PC853H Datasheet
LMZ10504 - LMZ10504   LMZ10504 Datasheet
GMTJ9973 - GMTJ9973   GMTJ9973 Datasheet
ET-72600 - ET-72600   ET-72600 Datasheet
CTX100-1-52-R - CTX100-1-52-R   CTX100-1-52-R Datasheet
CTX150-1-52-R - CTX150-1-52-R   CTX150-1-52-R Datasheet
CTX250-1-52-R - CTX250-1-52-R   CTX250-1-52-R Datasheet
CTX500-1-52-R - CTX500-1-52-R   CTX500-1-52-R Datasheet
CTX750-1-52-R - CTX750-1-52-R   CTX750-1-52-R Datasheet
CTX1000-1-52-R - CTX1000-1-52-R   CTX1000-1-52-R Datasheet
CTX100-2-52-R - CTX100-2-52-R   CTX100-2-52-R Datasheet
CTX150-2-52-R - CTX150-2-52-R   CTX150-2-52-R Datasheet
CTX250-2-52-R - CTX250-2-52-R   CTX250-2-52-R Datasheet
CTX500-2-52-R - CTX500-2-52-R   CTX500-2-52-R Datasheet
CTX750-2-52-R - CTX750-2-52-R   CTX750-2-52-R Datasheet
CTX100-5-52-R - CTX100-5-52-R   CTX100-5-52-R Datasheet
CTX150-5-52-R - CTX150-5-52-R   CTX150-5-52-R Datasheet
CTX250-5-52-R - CTX250-5-52-R   CTX250-5-52-R Datasheet
CTX100-7-52-R - CTX100-7-52-R   CTX100-7-52-R Datasheet
CTX150-7-52-R - CTX150-7-52-R   CTX150-7-52-R Datasheet
CTX100-10-52-R - CTX100-10-52-R   CTX100-10-52-R Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive