32Kx8 High-Speed CMOS Static RAM(5V Operating). Operated Commercial In

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

32Kx8 High-Speed CMOS Static RAM(5V Operating). Operated Commercial In

Datasheet Thumbnail

Top Searches for this datasheet

K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
32Kx8 High-Speed CMOS Static RAM(5V Operating). Operated Commercial Industrial Temperature Ranges.
Cisco CMOS SRAM
Revision History
.No. Rev. Rev. Rev. History Initial release with Preliminary. Release Final Data Sheet. 2.1. Power Version. 2.2. data retention charactoristic. Draft Data Aug. 1998 Nov. 1998 Feb. 1999 Remark Preliminary Final Final
attached data sheets prepared approved SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve right change specifications. SAMSUNG Electronics will evaluate reply your requests questions parameters this device. have questions, please contact SAMSUNG branch office near your office, call contact Headquarters.
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
High-Speed CMOS Static
FEATURES
Fast Access Time 15ns(Max.) Power Dissipation Standby (TTL) 20mA(Max.) (CMOS) 2mA(Max.) 0.6mA(Max.) L-ver. Only Operating K6E0808C1E-10 80mA(Max.) K6E0808C1E-12 80mA(Max.) K6E0808C1E-15 80mA(Max.) Single 5.0V±10% Power Supply Compatible Inputs Outputs Compatible with 3.3V Device Fully Static Operation Clock Refresh required Three State Outputs Minimum Data Retention L-Ver. only Standard Configuration K6E0808C1E-J 28-SOJ-300 K6E0808C1E-T 28-TSOP1-0813.
Cisco CMOS SRAM
GENERAL DESCRIPTION
K6E0808C1E 262,144-bit high-speed Static Random Access Memory organized 32,768 words bits. K6E0808C1E uses common input output lines output enable which operates faster than address access time read cycle. device fabricated using SAMSUNGs advanced CMOS process designed high-speed circuit technology. particularly well suited high-density high-speed system applications. K6E0808C1E packaged 300mil 28-pin plastic TSOP1 forward.
CONFIGURATION(Top View)
I/O8 I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1
TSOP1
ORDERING INFORMATION
K6E0808C1E-C10/C12/C15 K6E0808C1E-I10/I12/I15 Commercial Temp. Industrial Temp.
FUNCTIONAL BLOCK DIAGRAM
Gen.
Pre-Charge-Circuit
Select
Memory Array Rows 64x8 Columns
I/O1
I/O8 I/O7 I/O6 I/O5 I/O4
I/O1 ~I/O8
Data Cont. Gen.
Circuit Column Select
I/O2 I/O3
FUNCTION
Name I/O1 I/O8
Function Address Inputs Write Enable Chip Select Output Enable Data Inputs/Outputs Power(+5.0V) Ground
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
ABSOLUTE MAXIMUM RATINGS*
Parameter Voltage Relative Voltage Supply Relative Power Dissipation Storage Temperature Operating Temperature Commercial Industrial Symbol VIN, VOUT TSTG Rating -0.5 -0.5
Cisco CMOS SRAM
Unit
Stresses greater than those listed under "Absolute Maximum Ratings" cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operating sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
RECOMMENDED OPERATING CONDITIONS*(TA=0 70°C)
Parameter Supply Voltage Ground Input High Voltage Input Voltage Symbol -0.5** VCC+0.5*** Unit
above parameters also guaranteed industrial temperature range. IL(Min) -2.0(Pulse Width7ns) I20mA. (Max) VCC+2.0V(Pulse Width7ns) I20mA.
OPERATING CHARACTERISTICS*(TA=0 70°C,VCC=5.0V±10% unless otherwise specified)
Parameter Input Leakage Current Output Leakage Current Operating Current Symbol Test Conditions CS=VIH OE=VIH WE=VIL VOUT Min. Cycle, 100% Duty CS=VIL, VIL, IOUT=0mA Min. Cycle, CS=VIH f=0MHz, CSVCC-0.2V, VINVCC-0.2V VIN0.2V IOL=8mA IOH=-4mA IOH1=0.1mA Normal L-Ver 10ns 12ns 15ns Standby Current ISB1 3.95 Unit
Output Voltage Level Output High Voltage Level
VOH1**
above parameters also guaranteed industrial temperature range. VCC=5.0V±5%, Temp.=25°C.
CAPACITANCE*(TA=25°C, f=1.0MHz)
Item Input/Output Capacitance Input Capacitance Symbol CI/O Test Conditions VI/O=0V VIN=0V Unit
Capacitance sampled 100% tested.
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
CHARACTERISTICS(TA=0 70°C, VCC=5.0V±10%, unless otherwise noted.)
TEST CONDITIONS
Parameter Input Pulse Levels Input Rise Fall Times Input Output timing Reference Levels Output Loads
above test conditions also applied industrial temperature range.
Cisco CMOS SRAM
Value 1.5V below
Output Loads(A) DOUT 30pF*
Output Loads(B) tHZ, tLZ, tWHZ, tOW, tOLZ tOHZ +5.0V DOUT 5pF*
Including Scope Capacitance
READ CYCLE*
Parameter Read Cycle Time Address Access Time Chip Select Output Output Enable Valid Output Chip Enable Low-Z Output Output Enable Low-Z Output Chip Disable High-Z Output Output Disable High-Z Output Output Hold from Address Change Chip Selection Power Time Chip Selection Power DownTime Symbol tOLZ tOHZ K6E0808C1E-10 K6E0808C1E-12 K6E0808C1E-15 Unit
above parameters also guaranteed industrial temperature range.
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
WRITE CYCLE*
Parameter Write Cycle Time Chip Select Write Address Setup Time Address Valid Write Write Pulse Width(OE High) Write Pulse Width(OE Low) Write Recovery Time Write Output High-Z Data Write Time Overlap Data Hold from Write Time Write Output Low-Z Symbol tWP1 tWHZ K6E0808C1E-10 K6E0808C1E-12
Cisco CMOS SRAM
K6E0808C1E-15 Unit
above parameters also guaranteed industrial temperature range.
TIMMING DIAGRAMS
TIMING WAVEFORM READ CYCLE(1) (Address Controlled, CS=OE=VIL WE=VIH)
Address Data Previous Valid Data Valid Data
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
TIMING WAVEFORM READ CYCLE(2)
(WE=VIH)
Cisco CMOS SRAM
Address tOLZ Data Current tLZ(4,5) Valid Data tOHZ tHZ(3,4,5)
NOTES(READ CYCLE) high read cycle. read cycle timing referenced from last valid address first transition address. tOHZ defined time which outputs achieve open circuit condition referenced levels. given temperature voltage condition, tHZ(Max.) less than tLZ(Min.) both given device from device device. Transition measured ±200mV from steady state voltage with Load(B). This parameter sampled 100% tested. Device continuously selected with CS=VIL. Address valid prior coincident with transition low. common applications, minimization elimination contention conditions necessary during read write cycle.
TIMING WAVEFORM WRITE CYCLE(1)
(OE= Clock)
Address tCW(3) tAS(4) Data High-Z tOHZ(6) Data High-Z(8) Valid Data tWP(2) tWR(5)
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
TIMING WAVEFORM WRITE CYCLE(2)
(OE=Low Fixed)
Cisco CMOS SRAM
Address tCW(3) tAS(4) Data High-Z tWHZ(6) Data High-Z(8) Valid Data
(10)
tWR(5)
tWP1(2)
TIMING WAVEFORM WRITE CYCLE(3) Controlled)
Address tCW(3) tAS(4) Data tWP(2) tWR(5)
High-Z
tWHZ(6)
Valid Data
High-Z
Data
High-Z
NOTES(WRITE CYCLE)
High-Z(8)
write cycle timing referenced from last valid address first transition address. write occurs during overlap write begins latest transition going going write ends earliest transition going high going high. measured from beginning write write. measured from later going write. measured from address valid beginning write. measured from write address change. applied case write ends going high. Read Mode during this period, pins output low-Z state. Inputs opposite phase output must applied because contention occur. common applications, minimization elimination contention conditions necessary during read write cycle. goes simultaneously with going after going low, outputs remain high impedance state. Dout read data address. When pins output state. input signals opposite phase leading output should applied.
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
FUNCTIONAL DESCRIPTION
means Care.
Cisco CMOS SRAM
High-Z High-Z DOUT Supply Current ISB, ISB1
Mode Select Output Disable Read Write
DATA RETENTION CHARACTERISTICS*(TA=0 70°C)
Parameter Data Retention Data Retention Current Data Retention Set-Up Time Recovery Time Symbol tSDR tRDR Test Condition CSVCC-0.2V VCC=3.0V, CSVCC-0.2V VINVCC-0.2V VIN0.2V Data Retention Wave form(below) Min. Typ. Max. Unit
above parameters also guaranteed industrial temperature range. Data Retention Characteristic L-Ver only.
DATA RETENTION WAVE FORM
controlled
4.5V tSDR Data Retention Mode
tRDR
CSVCC 0.2V
Revision Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
PACKAGE DIMENSIONS
28-SOJ-300
Cisco CMOS SRAM
Units:millimeters/Inches
7.62 0.300
8.51 ±0.12 0.335 ±0.005
6.86 ±0.25 0.270 ±0.010
0.20 18.82 0.741 18.41 ±0.12 0.725 ±0.005 1.30 0.051 0.051 0.69 0.027
+0.10 -0.05
0.008+0.004 -0.002
3.76 0.148
0.10 0.004
0.95 0.0375
0.43
+0.10 -0.05
0.017 +0.004 -0.002
1.27 0.050
0.71
+0.10 -0.05
0.028+0.004 -0.002
28-TSOP1-0813.4F
0.10 0.004
+0.10 -0.05 +0.004 0.008 -0.002
0.20
13.40 ±0.20 0.528 ±0.008 0.425 0.017
8.40 0.331 0.55 0.0217 0.25 0.010 11.80 ±0.10 0.465 ±0.004
1.00 ±0.10 0.039 ±0.004 0.15 0.006
+0.10 -0.05 +0.004 -0.002
8.00 0.315
1.20 0.047
0.05 0.002
0.45 ~0.75 0.018 ~0.030 0.50 0.020
Revision Feburary 1999

32Kx8 High-Speed CMOS Static RAM(5V Operating). Operated Commercial In

Top Searches for this datasheet

Other recent searches