Automotive PowerStore nvSRAM U634H256xSA separate modes operation
|
|
|
Top Searches for this datasheet
U634H256xSA
Automotive PowerStore nvSRAM
U634H256xSA separate modes operation: SRAM mode nonvolatile mode. SRAM mode, memory operates ordinary static RAM. nonvolatile operation, data transferred parallel from SRAM EEPROM from EEPROM SRAM. this mode SRAM functions disabled. U634H256xSA fast static ns), with nonvolatile electrically erasable PROM (EEPROM) element incorporated each static memory cell. SRAM read written unlimited number times, while independent nonvolatile data resides EEPROM. Data transfers from SRAM EEPROM (the STORE operation) take place automatically upon power down -using charge stored external capacitor. Transfers from EEPROM SRAM (the RECALL operation) take place automatically power U634H256xSA combines high performance ease fast SRAM with nonvolatile data integrity. STORE cycles also initiated under user control software sequence single (HSB). Once STORE cycle initiated, further input output disabled until cycle completed. Because sequence addresses used STORE initiation, important that other read write accesses intervene sequence sequence will aborted. RECALL cycles also initiated software sequence. Internally, RECALL step procedure. First, SRAM data cleared second, nonvolatile information transferred into SRAM cells. RECALL operation alters data EEPROM cells. nonvolatile data recalled unlimited number times.
High-performance CMOS nonvolatile static 32768 bits Access Time Output Enable Access Time Cycle Time Automatic STORE EEPROM Power Down using external capacitor Hardware Software initiated STORE (STORE Cycle Time Automatic STORE Timing STORE cycles EEPROM years data retention EEPROM Automatic RECALL Power Software RECALL Initiation (RECALL Cycle Time Unlimited RECALL cycles from EEPROM Single Operation Operating temperature ranges: CECC 90000 Quality Standard characterization according 883C M3015.7-HBM (classification Code Numbers) Package: SOP32 (300 mil)
Configuration
Description
VCAP n.c.
VCCX n.c.
Signal Name
VCCX VCAP
Signal Description
Address Inputs Data In/Out Chip Enable Output Enable Write Enable Power Supply Voltage Ground Capacitor Hardware Controlled Store/Busy
View
June 1998
U634H256xSA
Block Diagram
EEPROM Array Input Buffers STORE Decoder SRAM Array Rows Columns
Store/ Recall Control
VCCX
Power Control
RECALL
VCCX
Column Column Decoder
Software Detect
Truth Table SRAM Operations Operating Mode Standby/not selected Internal Read Read Write Characteristics
voltages referenced (ground). characteristics valid power supply voltage range operating temperature range specified. Dynamic measurements based rise fall time measured between well input levels timing reference level input output signals with exception -times -times, which cases transition measured from steady-state voltage.
High-Z High-Z Data Outputs Low-Z Data Inputs High-Z
Absolute Maximum Ratingsa Power Supply Voltage Input Voltage Output Voltage Power Dissipation Operating Temperature Storage Temperature
Symbol Tstg
Min. -0.5 -0.3 -0.3
Max. VCC+0.5 VCC+0.5
Unit
Stresses greater than those listed under ,,Absolute Maximum Ratings" cause permanent damage device. This stress rating only, functional operation device condition above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
June 1998
U634H256xSA
Recommended Operating Conditions Power Supply Voltageb Input Voltage Input High Voltage Symbol Pulse Width permitted Conditions Min. -0.3 Max. VCC+0.3 Unit
Characteristics Operating Supply Currentc
Symbol ICC1
Conditions VCC-0.2 VCC-0.2 VCC-0.2 VCC-0.2 VCC-0.2 VCC-0.2 VCC-0.2
Min.
Max.
Unit
Average Supply Current during STOREc
ICC2
Average Supply Current during PowerStore Cycle Standby Supply Currentd (Cycling Input Levels)
ICC4
ICC(SB)1
Operating Supply Current (Cycling CMOS Input Levels) Standby Supply Currentd (Stable CMOS Input Levels)
ICC3
ICC(SB)
reference levels throughout this datasheet refer VCCX that where power supply connection made, VCCX connected ground. ICC1 ICC3 depedent output loading cycle rate. specified values obtained with outputs unloaded. current ICC1 measured WRITE/READ ratio 1/2. ICC2 average current required duration STORE cycle (STORE Cycle Time). Bringing will produce standby current levels until nonvolatile cycle progress timed out. MODE SELECTION able. current ICC(SB)1 measured WRITE/READ ratio 1/2.
June 1998
U634H256xSA
Characteristics Symbol High Output Leakage Current High Three-State- Output Three-State- Output IOHZ IOLZ Conditions Min. Max. Unit
Output High Voltage Output Voltage Output High Current Output Current Input Leakage Current
SRAM MEMORY OPERATIONS Symbol Min. Alt. tAVAV tAVQV tELQV tGLQV tEHQZ tGHQZ tELQX tGLQX tAXQX tELICCH tEHICCL ta(A) ta(E) ta(G) tdis(E) tdis(G) ten(E) ten(G) tv(A) Max. Unit
Switching Characteristics Read Cycle Read Cycle Timef Address Access Time Data Validg Chip Enable Access Time Data Valid Output Enable Access Time Data Valid HIGH Output High-Zh HIGH Output High-Zh Output Low-Z Output Low-Z Output Hold Time after Address Change
Chip Enable Power Activee Chip Disable Power Standbyd,
Parameter guaranteed tested. Device continuously selected with both LOW. Address valid prior coincident with transition LOW. Measured from steady state output voltage.
June 1998
U634H256xSA
Read Cycle Ai-controlled (during Read cycle: VIL, VIH)f
Address Valid ta(A
Output
Previous Data Valid tv(A)
AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA
Output Data Valid
Read Cycle E-controlled (during Read cycle: VIH)g
Address Valid ta(A) tdis(E)
ta(E)
Output High Impedance ACTIVE STANDBY
ten(E)
ta(G)
ten(G)
tdis(G)
AAAAAAAAAAAA Output Data AAAAAAAAAAAA AAAAAAAAAAAA Valid AAAAAAAAAAAA
Switching Characteristics Write Cycle
Symbol Min. Alt. tAVAV tWLWH tWLEH tAVWL tAVWH tELWH tELEH tDVWH tWHDX tWHAX tWLQZ tWHQX tDVEH tEHDX tEHAX tAVEL tAVEH Alt. tAVAV
w(W)
Max.
Unit
Write Cycle Time Write Pulse Width Write Pulse Width Setup Time Address Setup Time Address Valid Write Chip Enable Setup Time Chip Enable Write Data Setup Time Write Data Hold Time after Write Address Hold after Write Output High-Zh,
tsu(W) tsu(A) tsu(A-WH)
su(E)
tw(E) tsu(D) th(D) th(A)
dis(W) en(W)
HIGH Output Low-Z
June 1998
U634H256xSA
Write Cycle W-controlledj
AAAAAAAAAAAAAA AAAAAAAAAAAAAA AAAAAAAAAAAAAA AAAAAAAAAAAAAA
Address Valid tsu(E)
th(A)
AAAAAAA
tsu(A)
tsu(A -WH) AAAAAAA tw(W) AAAAAAA
AAAAAAA
tsu(D) Input Data Valid tdis(W)
th(D)
Input
Output Previous Data
ten(W) High Impedance
AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA AAAAAAAAAA
Write Cycle E-controlled
tsu(A
Address Valid tw(E) th(A)
AAAAAAAAAAAAAAA AAAAAAAAAAAAAAA AAAAAAAAAAAAAAA AAAAAAAAAAAAAAA
tsu(W) tsu(D)
th(D) Input Data Valid High Impedance
Input
Output
AAAAAAAAAAAA AAAAAAAAAAAA undefined AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA
AAAAAAAAAAAAA AAAAAAAAAAAAA H-level AAAAAAAAAAAAA AAAAAAAAAAAAA AAAAAAAAAAAAA
AAAAAAAAAAAAA AAAAAAAAAAAAA L-level AAAAAAAAAAAAA AAAAAAAAAAAAA AAAAAAAAAAAAA
when goes LOW, outputs remain high impedance state. must during address transition.
June 1998
U634H256xSA
NONVOLATILE MEMORY OPERATIONS MODE SELECTION (hex) 0E38 31C7 03E0 3C1F 303F 0FC0 0E38 31C7 03E0 3C1F 303F 0C63
Mode Selected Read SRAM Write SRAM Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL STORE/Inhibit
Output High Output Data Input Data Output Data Output Data Output Data Output Data Output Data Output High Output Data Output Data Output Data Output Data Output Data Output High Output High
Power Standby Active Active Active
Notes
Active
ICC2/Standby
consecutive addresses must order listed (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) Store cycle (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) RECALL cycle. must high during consecutive cycles. STORE cycle RECALL cycle tables diagrams further details. following six-address sequence used testing purposes should used: 0E38, 31C7, 03E0, 3C1F, 303F, 339C. state assumes that Activation nonvolatile cycles does depend state initiated STORE operation actually occurs only WRITE been done since last STORE operation. After STORE any) completes, part will into standby mode inhibiting operation until rises.
PowerStore Power RECALL/ Hardware Controlled STORE
Symbol Conditions Alt. tRESTORE tHLQX tHLQZ tHHQX tHLHX IHSBOL IHSBOH VSWITCH td(H)S tdis(H)S ten(H)S tw(H)S Min. Max. Unit
Power RECALL Durationn, STORE Cycle Duration Inhibit High Inhibit Offe External STORE Pulse Widthe Output Currente,o Output High Currente, Voltage Trigger Level
tRESTORE starts from time rises above VSWI that week internal pullup; basically open drain output. meant allow U634H256xSA ganged together simultaneous storing. pullup external circuitry other than other U634H256xSA pins.
June 1998
U634H256xSA
PowerStore automatic Power RECALL VCAP
VSWITCH
PowerStore
tPDSTOREp
Power RECALL
tRESTORE
tRESTORE tDELAYp
POWER BROWN STORE RECALL SRAM WRITES) Hardware Controlled STORE BROWN PowerStore
tw(H)Sq
ten(H)S High Impedance td(H)S
Output
tdis(H)S Previous Data Valid Data Valid
Software Controlled STORE/ RECALL Cycle
Symbol Min. Alt. tAVAV tELQZ tELQXS tELQXR tAVELN tELEHN tEHAXN tdis(E)SR td(E)S td(E)R tsu(A)SR tw(E)SR th(A)SR Max. Unit
STORE/RECALL Initiation Time Chip Enable Output Inactives STORE Cycle Time RECALL Cycle Timer Address Setup Chip Enablet Chip Enable Pulse Widths, Chip Disable Address Changet
tPDSTORE approximate td(E)S d(H)S; tDELAY approximate tdis(H)S. After tw(H)S hold down internal STORE operation. automatic RECALL also takes place power starting when exceeds VSWITCH takes tRESTORE. must drop below VSWITCH once been exceeded RECALL function properly. Once software controlled STORE RECALL cycle initiated, completes automatically, ignoring inputs. Noise trigger multiple READ cycles from same address abort address sequence.
June 1998
U634H256xSA
SOFTWARE CONTROLLED STORE/RECALL CYCLEt, HIGH after STORE initiation)
AAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAA
ADDRESS ADDRESS
th(A tsu(A tw(E)SR
th(A tdis(E)
AAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAA
td(E)S td(E)R
tsu(A)SR High Impedance
tw(E)SR
Output
VALID
VALID tdis(E)SR
AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA
SOFTWARE CONTROLLED STORE/RECALL CYCLEt, after STORE initiation)
AAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAA AAAAAAAAAAA
ADDRESS ADDRESS
AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAA
tsu(A)SR
tw(E)SR
th(A
tsu(A td(E)S d(E)R
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA AAAAAAAAAAAA
Output
High Impedance
VALID
VALID tdis(E)SR
chip enable pulse width less then a(E) (see READ cycle) greater than equal tw(E)SR, then data valid pulse, however STORE RECALL will still initiated. must HIGH when during address sequence order initiate nonvolatile cycle. either HIGH throughout. Addresses through found mode selection table. Address determines whether U634H256xSA performs STORE RECALL. must used clock address sequence software controlled STORE RECALL cycles.
June 1998
U634H256xSA
Test Configuration Functional Check
VCCXY
relevant test measurement
Input level according
ment output pins
Simultaneous measure-
measurement dis-times en-times capacitance Between must connected high frequency bypass capacitor avoid disturbances.
Capacitancee Input Capacitance Output Capacitance
Conditions
Symbol
Min.
Max.
Unit
Pins under test must connected with ground capacitors.
Code Numbers Example U634H256 Type Class blank 2000 1000 Package (300 mil) Operating Temperature Range 125°C Access Time
date manufacture given last digits mark, first digits indicating year, last digits calendar week.
protection 1000 2000 under development
June 1998
U634H256xSA
Device Operation U634H256xSA separate modes operation: SRAM mode nonvolatile mode. memory operates SRAM mode standard fast static RAM. Data transferred nonvolatile mode from SRAM EEPROM (the STORE operation) from EEPROM SRAM (the RECALL operation). this mode SRAM functions disabled. STORE cycles initiated under user control software sequence assertion also automatically initiated when power supply voltage level chip falls below VSWITCH. RECALL operations automatically initiated upon power also occur when VCCX rises above VSWITCH, after power condition. RECALL cycles also initiated software sequence. SRAM READ U634H256xSA performs READ cycle whenever HIGH. address specified pins determines which 32768 data bytes will accessed. When READ initiated address transition, outputs will valid after delay tcR. READ initiated outputs will valid ta(E) ta(G), whichever later. data outputs will repeatedly respond address changes within access time without need transition control input pins, will remain valid until another address change until brought HIGH brought LOW. SRAM WRITE WRITE cycle performed whenever HIGH. address inputs must stable prior entering WRITE cycle must remain stable until either goes HIGH cycle. data pins will written into memory valid tsu(D) before controlled WRITE tsu(D) before controlled WRITE. recommended that kept HIGH during entire WRITE cycle avoid data contention common lines. left LOW, internal circuitry will turn output buffers tdis(W) after goes LOW. AUTOMATIC STORE During normal operation, U634H256xSA will draw current from VCCX charge capacitor connected pin. This stored charge will used chip perform single STORE operation. voltage VCCX drops below VSWITCH, part will automatically disconnect VCAP from VCCX initiate STORE operation. Figure shows proper connection capacitors automatic STORE operation. charge storage capacitor should have capacity least Each U634H256xSA must have capacitor. Each U634H256xSA must have high quality, high frequency bypass capacitor connected between VCAP VSS, using leads traces that short possible. This capacitor replace normal expected high frequency bypass capacitor between power supply voltage VSS. order prevent unneeded STORE operations, automatic STOREs well those initiated externally driving will ignored unless least WRITE operation taken place since most recent STORE cycle. Note that driven external circuitry WRITES have taken place, part will still disabled until allowed return HIGH. Software initiated STORE cycles performed regardless whether WRITE operation taken place. AUTOMATIC RECALL During power automatic RECALL takes place. power condition (power supply voltage SWITCH) internal RECALL request latched. soon power supply voltage exceeds sense voltage VSWITCH, requested RECALL cycle will automatically initiated will take tRESTORE complete. U634H256xSA WRITE state power RECALL, SRAM data will corrupted. help avoid this situation, resistor should connected between power supply voltage. SOFTWARE NONVOLATILE STORE U634H256xSA software controlled STORE cycle initiated executing sequential READ cycles from specific address locations. relying READ cycles only, U634H256xSA implements nonvolatile operation while remaining compatible with standard SRAMs. During STORE cycle, erase previous nonvolatile data performed first, followed parallel programming nonvolatile elements. Once STORE cycle initiated, further inputs outputs disabled until cycle completed. Because sequence addresses used STORE initiation, important that other READ WRITE accesses intervene sequence sequence will aborted. initiate STORE cycle following READ sequence must performed:
June 1998
U634H256xSA
Read address Read address Read address Read address Read address Read address 0E38 31C7 03E0 3C1F 303F 0FC0 (hex) (hex) (hex) (hex) (hex) (hex) Valid READ Valid READ Valid READ Valid READ Valid READ Initiate STORE STORE operation will begin immediately. HARDWARE-STORE-BUSY (HSB) high speed, drive capability bidirectional control line. order allow bank U634H256xSAs perform synchronized STORE functions, from number chips connected together. Each chip contains small internal current source pull HIGH when being driven LOW. decrease sensitivity this signal noise generated board, pulled power supply external resistor with value such that combined load resistor parallel chip connections does exceed IHSBOL (see Figure connected external circuits other than other U634H256xSAs, external pull-up resistor used. During STORE operation, regardless initiated, U634H256xSA will continue drive LOW, releasing only when STORE complete. Upon completion STORE operation, part will disabled until actually goes HIGH. HARDWARE PROTECTION Read address Read address Read address Read address Read address Read address 0E38 31C7 03E0 3C1F 303F 0C63 (hex) (hex) (hex) (hex) (hex) (hex) Valid READ Valid READ Valid READ Valid READ Valid READ Initiate RECALL U634H256xSA offers hardware protection against inadvertent STORE operation during voltage conditions. When VCAP VSWITCH, software initiated STORE operations will inhibited. PREVENTING AUTOMATIC STORES Internally, RECALL step procedure. First, SRAM data cleared second, nonvolatile information transferred into SRAM cells. RECALL operation alters data EEPROM cells. nonvolatile data recalled unlimited number times. NONVOLATILE STORE hardware controlled STORE Busy (HSB) connected open drain circuit acting both input output perform different functions. When driven internal chip circuitry indicates that STORE operation (initiated means) progress within chip. When driven external circuitry longer than w(H)S, chip will conditionally initiate STORE operation after tdis(H)S. READ WRITE operations that progress when driven (either internal external circuitry) will allowed complete before STORE operation performed, following manner. After goes LOW, part will continue normal SRAM operation tdis(H)S. During tdis(H)S, transition address control signal will terminate SRAM operation cause STORE commence. Note that SRAM WRITE attempted after been forced LOW, WRITE will occur PowerStore function disabled holding HIGH with driver capable sourcing least will have overpower internal pull-down device that drives onset PowerStore. When U634H256xSA connected PowerStore operation (see Figure crosses VSWITCH down, U634H256xSA will attempt pull LOW; doesnt actually below VIL, part will stop trying pull abort PowerStore attempt. DISABELING AUTOMATIC STORES PowerStore function required, then VCAP should tied directly power supply VCCX should tied ground. this mode, STORE operation triggered through software control pin. either event, VCAP (Pin must always have proper bypass capacitor connected (Figure
Once sixth address sequence been entered, STORE cycle will commence chip will disabled. important that READ cycles WRITE cycles used sequence, although necessary that sequence valid. After tSTORE cycle time been fulfilled, SRAM will again activated READ WRITE operation. SOFTWARE NONVOLATILE RECALL RECALL cycle EEPROM data into SRAM initiated with sequence READ operations manner similar STORE initiation. initiate RECALL cycle following sequence READ operations must performed:
June 1998
U634H256xSA
DISABELING AUTOMATIC STORES: STORE CYCLE INHIBIT AUTOMATIC POWER RECALL VCAP VSWITCH
STORE inhibit Power RECALL tRESTORE
Power Supply VCAP VCCX Power Supply (optional, mandatory used with external circuitry) Bypass VCAP VCCX (optional, mandatory used with external circuitry)
Bypass
Figure AUTOMATIC STORE OPERATION Schematic Diagram
Figure DISABELING AUTOMATIC STORES Schematic Diagram
AVERAGE ACTIVE POWER U634H256xSA been designed draw significantly less power when (chip enabled) access cycle time longer than When HIGH chip consumes only standby current. overall average current drawn part depends following items: CMOS input levels time during which chip disabled HIGH) cycle time accesses LOW) ratio READs WRITEs operating temperature power supply voltage level
June 1998
LIFE SUPPORT POLICY products designed, intended, authorized components systems intended surgical implant into body, other applications intended support sustain life, other application which failure product could create situation where personal injury death occur. Components used life-support devices systems must expressly authorized such purpose.
LIMITED WARRANTY information this document been carefully checked believed reliable. However Zentrum Mikroelektronik Dresden GmbH (ZMD) makes guarantee warranty concerning accuracy said information shall responsible loss damage whatever nature resulting from reliance upon information this document describes type component shall considered assured characteristics. does guarantee that information contained herein will infringe upon patent, trademark, copyright, mask work right other rights third parties, patent licence implied hereby. This document does extent ZMD's warranty product beyond that forth standard terms conditions sale. reserves terms delivery reserves right make changes products specifications, both, presented this publication time without notice.
Zentrum Mikroelektronik Dresden GmbH Grenzstrasse D-01109 Dresden D-01101 Dresden Germany Phone: 22-3 Fax: 22-3 Email: sales@zmd.de http://www.zmd.de
Other recent searches
ZBWHA102W - ZBWHA102W ZBWHA102W Datasheet
TH72012 - TH72012 TH72012 Datasheet
DPD240040-P6P-SZ - DPD240040-P6P-SZ DPD240040-P6P-SZ Datasheet
BNH106 - BNH106 BNH106 Datasheet
2N3906DCSM - 2N3906DCSM 2N3906DCSM Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
