DESCRIPTIO 340ns 540ns 60V/µs 14MHz 600µV 75pA 600pA 40pA 150pA

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

DESCRIPTIO 340ns 540ns 60V/µs 14MHz 600µV 75pA 600pA 40pA 150pA

Datasheet Thumbnail

Top Searches for this datasheet

LT1122 Fast Settling, JFET Input Operational Amplifier
DESCRIPTIO
340ns 540ns 60V/µs 14MHz 600µV 75pA 600pA 40pA 150pA
100% Tested Settling Time Node, Step Tested with Fixed Feedback Capacitor Slew Rate Gain Bandwidth Product Power Bandwidth (20Vp-p) Unity Gain Stable; Phase Margin Input Offset Voltage Input Bias Current 25°C 70°C Input Offset Current 25°C 70°C Distortion
LT1122 JFET input operational amplifier combines high speed precision performance. unique poly-gate JFET process minimizes gate series resistance gate-to-drain capacitance, facilitating wide bandwidth performance, without degrading JFET transistor matching. slews 80V/µs settles 340ns. LT1122 internally compensated unity gain stable, bandwidth 14MHz supply current only 7mA. speed makes LT1122 ideal choice fast settling 12-bit data conversion acquisition systems. LT1122 offset voltage 120µV, voltage gain 500,000 also support 12-bit accurate applications. input bias current 10pA offset current combined with speed allow LT1122 used such applications high speed sample hold amplifiers, peak detectors, integrators.
APPLICATI
Fast 12-Bit Output Amplifiers High Speed Buffers Fast Sample Hold Amplifiers High Speed Integrators Voltage Frequency Converters Active Filters Amplifiers Peak Detector
TYPICAL APPLICATI
12-Bit Voltage Output Converter
Large-Signal Response
LT1122 VOUT
5V/DIV
12-BIT CURRENT OUTPUT CONVERTER 17pF (DEPENDING CONVERTER USED)
200ns/DIV
1122 TA07
LT1122 ABSOLUTE RATI
Operating Temperature Range LT1122AM/BM/CM/DM 55°C 125°C LT1122AC/BC/CC/DC/CS/DS 40°C 85°C Storage Temperature Range Devices 65°C 150°C Supply Voltage Differential Input Voltage Input Voltage Output Short Circuit Duration Indefinite Lead Temperature (Soldering, sec.). 300°C
PACKAGE/ORDER ATIO
VIEW TRIM LT1122 SPEED BOOST/ OVERCOMP TRIM
PACKAGE PACKAGE 8-LEAD PLASTIC 8-LEAD HERMETIC
TJMAX 150°C, 130°C/W (N8) TJMAX 175°C, 100°C/W (J8)
ORDER PART NUMBER LT1122AMJ8 LT1122CCJ8 LT1122BMJ8 LT1122DCJ8 LT1122CMJ8 LT1122ACN8 LT1122DMJ8 LT1122BCN8 LT1122ACJ8 LT1122CCN8 LT1122BCJ8 LT1122DCN8
Consult factory Industrial grade parts.
ELECTRICAL CHARACTERISTICS
SYMBOL
15V, 25°C, unless otherwise noted. (Note
LT1122AM/BM LT1122AC/BC
1012 1012 1011
PARAMETER
Input Offset Voltage Input Offset Current Input Bias Current Input Resistance Differential Common Mode Input Capacitance
CONDITIONS
100% Tested: Grades Node Grades Node Grades 0.5mV Node VOUT 20Vp-p VOUT 10V, VOUT 10V, (Note 0.1Hz 10Hz 100Hz 10kHz 100Hz, 10kHz
Slew Rate Settling Time (Note
AVOL CMRR PSRR
Gain Bandwidth Product Power Bandwidth Large Signal Voltage Gain Common Mode Rejection Ratio Input Voltage Range Power Supply Rejection Ratio Input Noise Voltage Input Noise Voltage Density Input Noise Current Density
VIEW TRIM PACKAGE 8-LEAD PLASTIC SOIC LT1122 SPEED BOOST/ OVERCOMP TRIM
ORDER PART NUMBER LT1122CS8 LT1122DS8 PART MARKING 1122C 1122D
TJMAX 150°C, 190°C/W
LT1122CM/DM LT1122CC/DC LT1122CS/DS
1012 1012 1011
UNITS
10.5
V/mV V/mV µVP-P nV/Hz nV/Hz fA/Hz
10.5
LT1122
ELECTRICAL CHARACTERISTICS
SYMBOL
VOUT
15V, 25°C, unless otherwise noted.
LT1122AM/BM LT1122AC/BC
12.5 11.5
PARAMETER
Output Voltage Swing Supply Current Minimum Supply voltage Offset Adjustment Range
CONDITIONS
(Note RPOT 10k, Wiper
LT1122CM/DM LT1122CC/DC LT1122CS/DS
11.5 12.5
UNITS
15V, 70°C, unless otherwise noted. (Note
SYMBOL
PARAMETER
Input Offset Voltage Average Temperature Coefficient Input Offset Voltage
CONDITIONS
LT1122AC/BC
LT1122CC/DC LT1122CS/DS
11.5 10.8 12.4 2000
UNITS
µV/°C V/mV
VOUT 10V,
10.8
1400
AVOL CMRR PSRR VOUT
Input Offset Current Input Bias Current Large Signal Voltage Gain Common Mode Rejection Ratio Power Supply Rejection Ratio Input Voltage Range Output Voltage Swing Slew Rate
11.5 12.4
15V, 55°C 125°C, unless otherwise noted. (Note
SYMBOL
PARAMETER
Input Offset Voltage Average Temperature Coefficient Input Offset Voltage
CONDITIONS
LT1122AM/BM
10.5 2400
LT1122CM/DM
10.5 3400
UNITS
µV/°C V/mV
AVOL CMRR PSRR VOUT
Input Offset Current Input Bias Current Large Signal Voltage Gain Common Mode Rejection Ratio Power Supply Rejection Ratio Input Voltage Range Output Voltage Swing Slew Rate VOUT 10V,
11.3 12.1
11.3 12.1
denotes specifications which apply over full operating temperature range. Note LT1122 measured automated tester less than second after application power. Depending package used, power dissipation, heat sinking, flow conditions, fully warmed chip temperature 10°C 50°C higher than ambient temperature. Note Settling time 100% tested grades using settling time test circuit shown. This test included quality assurance sample testing.
Note Input voltage range functionality assured testing offset voltage input voltage range limits maximum grades), 5.7mV grades). Note Minimum supply voltage tested measuring offset voltage maximum supplies. Note LT1122 tested quality-assurance-sampled 40°C 85°C. These specifications guaranteed design, correlation and/or inference from 55°C, 0°C, 25°C, 70°C and/or 125°C tests.
LT1122
15V, 40°C 85°C, unless otherwise noted. (Note
SYMBOL
ELECTRICAL CHARACTERISTICS
PARAMETER
Input Offset Voltage Average Temperature Coefficient Input Offset Voltage
CONDITIONS
LT1122AC/BC
10.6 1900 2000
LT1122CC/DC LT1122CS/DS
11.3 10.6 12.2 2700 2700
UNITS
µV/°C V/mV
AVOL CMRR PSRR VOUT
Input Offset Current Input Bias Current Large Signal Voltage Gain Common Mode Rejection Ratio Power Supply Rejection Ratio Input Voltage Range Output Voltage Swing Slew Rate VOUT 10V,
11.3 12.2
Settling Time Test Fixture
DEVICE UNDER TEST
+10V (REGULATED)
+15V HA5002 -15V
+15V LT1122 -15V
74LS00 GROUND OTHER INPUTS
(MEASURE INPUT PULSE HERE) 5.1k*
5.1k
LTC201A
+15V -15V 1N5712 HA5002 SUMMING NODE OUTPUT
-10V (REGULATED) +15V 0.1µF
CONNECTION PINS
+15V LT1223 1.5k -15V
TANT
SETTLING TIME OUTPUT TIMES NODE OUTPUT) 1N5712
TYPICAL SUPPLY BYPASSING EACH AMP/BUFFER -15V 0.1µF TANT
*THIS RESISTOR ADJUSTED NULL OFFSETS SETTLING TIME OUTPUT. AUTOMATED TESTER USES SEPARATE AUTOZERO CIRCUIT.
LT1122
TYPICAL PERFOR CHARACTERISTICS
Settling Time (Input From -10V
1mV/DIV NODE
100ns/DIV
1122
1mV/DIV NODE
100ns/DIV
1122
1mV/DIV NODE
Settling Time (Input From -10V)
PEAK PEAK OUTPUT SWING
1mV/DIV NODE
5V/DIV
100ns/DIV
1122
Voltage Gain Frequency
±15V 25°C
PHASE SHIFT (DEGREES)
COMMON-MODE REJECTION RATIO (dB)
GAIN (dB)
GAIN (dB)
100k 100M
FREQUENCY (Hz)
Settling Time (Input From +10V
Settling Time (Input From +10V)
100ns/DIV
1122
Large Signal Response
Undistorted Output Swing Frequency
±15V 25°C
200ns/DIV
1122
100k
100M
FREQUENCY (Hz)
Gain, Phase Frequency
Common Mode Rejection Frequency
±15V 25°C
±15V 25°C 15pF
FREQUENCY (Hz)
100M
100k
100M
FREQUENCY (Hz)
LT1122
TYPICAL PERFOR CHARACTERISTICS
Distribution Input Offset Voltage
3370 UNITS TESTED PACKAGES ±15V 25°C (NOT WARMED
INPUT BIAS OFFSET CURRENTS (pA)
±15V BIAS CURRENT
INPUT BIAS OFFSET CURRENT (pA)
NUMBER UNITS
-900
-500
-100
INPUT OFFSET VOLTAGE (µV)
Warm-up Drift
PACKAGE PACKAGE
STILL PACKAGE SOLDERED ONTO BOARD) TIME AFTER POWER (MINUTES)
NOISE VOLTAGE V/DIV)
VOLTAGE NOISE DENSITY (nV/Hz)
CHANGE OFFSET VOLTAGE (µV)
±15V 25°C
PACKAGE
Total Harmonic Distortion Noise Frequency Inverting Gain
TOTAL HARMONIC DISTORTION NOISE
TOTAL HARMONIC DISTORTION NOISE
25°C ±15V 5k//15pF 0.01
INTERMODULATION DISTORTION (IMD)
0.001
0.0001
FREQUENCY (Hz)
Input Bias Offset Currents Over Temperature
100K
Bias Offset Currents Over Common-Mode Range
BIAS CURRENT ±15V 25°C (NOT-WARMED
OFFSET CURRENT
OFFSET CURRENT
CHIP TEMPERATURE (°C)
COMMON-MODE INPUT VOLTAGE
Noise Spectrum
1000 ±15V 25°C
0.1Hz 10Hz Noise
FREQUENCY (Hz)
TIME (SECONDS)
Total Harmonic Distortion Noise Frequency Non-Inverting Gain
Intermodulation Distortion (CCIF Method) Frequency LT1122 LF156*
LF156 0.01 ±15V 25°C 5k//15pF LT1122 0.0001
0.01 0.001 25°C ±15V 5k//15pF FREQUENCY (Hz)
0.001
0.0001
FREQUENCY (Hz)
*SEE LT1115 DATA SHEET DEFINITION CCIF TESTING
LT1122
APPLICATI
ATIO
Settling Time Measurements Settling time test circuits shown some competitive devices' data sheets require: "flat top" pulse generator. Unfortunately, flat pulse generators commercially available. variable feedback capacitor around device under test. This capacitor varies over four range. Presumably, each measured settling time, capacitor fine tuned optimize settling time that particular device. small inductor load optimize settling. LT1122's settling time 100% tested test circuit shown. "flat top" pulse generator required. test circuit readily constructed, using commercially available ICs. course, standard high frequency board construction techniques should followed. LT1122s measured with constant feedback capacitor. fine tuning required. Speed Boost/Overcompensation Terminal LT1122 used change input stage operating current device. Shorting positive supply (Pin increases slew rate bandwidth about 25%, expense reduction phase margin approximately degrees. Unity gain capacitive load handling decreases from typically 500pF 100pF. Conversely, connecting resistor from ground pulls (with 15V). This reduces slew rate bandwidth 25%. Phase margin capacitive load handling improve; latter typically increasing 800pF. High Speed Operation with most high speed amplifiers, care should taken with supply decoupling, lead dress component placement.
Information furnished Linear Technology Corporation believed accurate reliable. However, responsibility assumed use. Linear Technology Corporation makes representation that interconnection circuits described herein will infringe existing patent rights.
power supply connections LT1122 must maintain impedance ground over bandwidth 20MHz. This especially important when driving significant resistive capacitive load, since current delivered load comes from power supplies. Multiple high quality bypass capacitors recommended each power supply line critical application. 0.1µF ceramic electrolytic capacitor, shown, placed close possible amplifier (with short lead lengths power supply common) will assure adequate high frequency bypassing, most applications.
LT1122
0.1µF
0.1µF
When feedback around resistive (RF), pole will created with source resistance capacitance (RS, CS), amplifier input capacitance (CIN 4pF). closed loop gain configurations with kilohm range, this pole create excess phase shift even oscillation. small capacitor (CF) parallel with eliminates this problem. With CIN) RFCF, effect feedback pole completely removed.
OUTPUT
LT1122
TYPICAL APPLICATIONS
Quartz Stabilized Oscillator With 9ppm Distortion
OUTPUT -15V 4.7k
4kHz
430pF 560k
DISTORTION TRIM
LT1122 -15V LTC201 2N3904 100k +15V 560k
LT1122
OUTPUT VALUE INPUT BANDWIDTH WITH 10Vp-p INPUT 2MHz
PACKAGE DESCRIPTION
Please 1994 Linear Databook Volume package descriptions.
LT1004 2.5V OUTPUT AMPLITUDE TRIM +15V 4.7k
LT1122 LT1010
4.7k
LT1006 MOUNT CLOSE PROXIMITY
+15V GROUND CRYSTAL CASE VACTEC VTL5C10 CLAIREX CLM410
1N4148
Wide-Band, Filtered, Full Wave Rectifier
200k 200k 100k LT1122 EOUT

DESCRIPTIO 340ns 540ns 60V/µs 14MHz 600µV 75pA 600pA 40pA 150pA

Top Searches for this datasheet

Other recent searches