| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Clock Generator DIMM, 2.5V Pentium® Design FREQUENCY TABLE (MHz)
Top Searches for this datasheetSC661 Clock Generator DIMM, 2.5V Pentium® Design FREQUENCY TABLE (MHz) Pro, tristate 66.6 test tristate a.32 27.5 37.5 33.3 test Supports Pentium Pentium Cyrix CPU's. Pentium host clocks additional SDRAM support. Optional common mixed supply mode VDDRM VDDCPU VDDIO 3.3V VDDRM VDDCPU 3.3V, VDDIO 2.5V VDDRM 3.3V, VDDCPU VDDIO 2.5V 3.3V, VDDRM VDDCPU VDDIO 2.5V a.32 Asynchronous PCI. skew SDRM* buffers skew buffers Buffer output impedance ohms package minimum board space easy layout BLOCK DIAGRAM CONNECTION DIAGRAM XOUT IOAPIC VDDIO VDDCPU PLL1 CPU(1:4) SDRM(1:4) VDDRM SDRM(5:8) SDRM(9:12) PCI(1:8) 48MHz 24MHz VDDIO REF1 XOUT SEL2 SEL1 SEL0 VDDRM SDRM8 SDRM7 SDRM6 SDRM5 SDRM4 SDRM3 SDRM2 SDRM1 VDDRM PLL2 INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571 Rev.1.7 5/19/98 Page SC661 Clock Generator DIMM, 2.5V Pentium® Design DESCRIPTION Xin, Xout These pins form on-chip reference oscillator when connected terminals external parallel resonant crystal (nominally 14.318 MHz). also serve input externally generated reference signal which case Xout must kept unconnected. Standard frequency select inputs. These inputs have internal pull-ups(> 100K CPU(1:4) skew (<250 clock outputs host frequencies such CPU, Chipset, Cache, etc. CPU1CPU4 voltage level controlled VDDCPU. SDRM(1:12) skew (<250 clock outputs SDRAM. Voltage level controlled VDDRM. IOAPIC Buffered output clock crystal. Voltage level controlled VDDIO. PCI(1:8) skew (<250pS) clock outputs frequencies. These buffers voltage level controlled VDD. Buffered output on-chip reference. 48MHz Frequency output USB. 24MHz Frequency output Floppy Drive. Circuit ground. Positive power supply. VDDCPU 3.3V/2.5V logic level control CPU(1:4) outputs. Voltage cannot greater than VDD. VDDRM 3.3V logic level control SDRM(1:12) outputs. Voltage cannot greater than VDD. VDDIO 3.3V/2.5V logic level control IOAPIC output. Voltage cannot greater than VDD. MAXIMUM RATINGS This device contains circuitry protect inputs against damage high static voltages electric Voltage Relative VSS: Voltage Relative VDD: Storage Temperature: Operating Temperature: Maximum Power Supply: -0.3V 0.3V field; however, precautions should taken avoid application voltage higher than maximum rated voltages this circuit. proper operation, Vout should constrained range: VSS<(Vin Vout)<VDD Unused inputs must always tied appropriate logic voltage level (either VDD). INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571 Rev.1.7 5/19/98 Page SC661 Clock Generator DIMM, 2.5V Pentium® Design ELECTRICAL CHARACTERISTICS Characteristic Input Voltage Input High Voltage Input Low, High Current with Pull- Pull-down Output Voltage Output High Voltage Tri-State leakage Current Dynamic Supply Current Static Supply Current Short Circuit Current Symbol IIL, (PD) Units Conditions S0-S2 Inputs Outputs Outputs Outputs 66.6 MHz, 33.3 Clocks Unloaded. output time seconds VDDCPU VDDRM 3.3V+5%, TB4-M BUFFER SWITCHING CHARACTERISTICS (ALL OUTPUTS) Characteristic Output Rise (0.4V 2.0V) Fall (2.0V-0.4V) time Output Duty Cycle Offset Buffer Skew CPU, SDRAM Buffer Outputs Period Cycles, Jitter Absolute, Symbol tTLH, tTHL tOFF tSKEW Units Conditions Load CPU, SDRAM outputs Measured 1.5V Load Measured 1.5V Load Measured 1.5V tjab +250 (Long term jitter measured over minute period) VDDCPU VDDRM 3.3V+5%, INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571 Rev.1.7 5/19/98 Page SC661 Clock Generator DIMM, 2.5V Pentium® Design LAYOUT SUGGESTION (10µf) plane island plane IMISC661 (10µf) (10µf) This only layout suggestion best performance lower EMI. designer choose differnent approach such using traces instead islands (dashed areas). Also, designer choose less than three beads. Regardless which layout implemented, Bypass caps C10, (all should always used placed close their pins possible. NOTES POWER SUPPLY BYPASS CAPS (O.1UF) MUST POSITIONED CLOSE POSSIBLE PINS EFFECTIVE. BYPASS CAPS MUST LEAKAGE SUCH MULTILAYER CERAMIC MATERIAL WHICH ALSO RESULTS LOWER IMPEDANCE HIGH FREQUENCY. FERRITE BEAD INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571 Rev.1.7 5/19/98 Page SC661 Clock Generator DIMM, 2.5V Pentium® Design PACKAGE DRAWING DIMENSIONS OUTLINE DIMENSIONS INCHES SYMBOL 0.026 0.009 0.00 0.077 0.537 0.390 0.084 .006 0.079 0.547 0.394 0.307 .0256 0.031 0.037 0.65 0.015 0.22 0.093 .010 0.083 0.557 0.398 0.00 1.95 13.65 9.90 MILLIMETERS 2.13 0.15 2.00 13.90 10.00 7.80 0.65 0.80 0.95 0.38 2.35 0.25 2.10 14.15 10.10 ORDERING INFORMATION Part Number IMISC661BAB Note: Marking: Package Type Production Flow Commercial, ordering part number formed combination device number, device revision, package style, screening shown below. Example: SC661BAB Date Code, IMISC661BAB Flow Commercial, Package Revision Device Number INTERNATIONAL MICROCIRCUITS, INC. COCHES MILPITAS, 95035. TEL: 408-263-6300. 408-263-6571 Rev.1.7 5/19/98 Page Other recent searchesMRFIC0915 - MRFIC0915 MRFIC0915 Datasheet ICS671-01 - ICS671-01 ICS671-01 Datasheet G104X1-L01 - G104X1-L01 G104X1-L01 Datasheet FYLP-3W-UWB - FYLP-3W-UWB FYLP-3W-UWB Datasheet A3946KLB - A3946KLB A3946KLB Datasheet
Privacy Policy | Disclaimer |