CMOS Parallel FIFO Tolerant M67204E implement first-in first-out

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

CMOS Parallel FIFO Tolerant M67204E implement first-in first-out

Datasheet Thumbnail

Top Searches for this datasheet

M67204E
CMOS Parallel FIFO Tolerant
M67204E implement first-in first-out algorithm, featuring asynchronous read/write operations. FULL EMPTY flags prevent data overflow underflow. Expansion logic allows unlimited expansion word size depth with timing penalties. Twin address pointers automatically generate internal read write addresses, external address information required Atmel Wireless Microcontrollers FIFOs. Address pointers automatically incremented with write read pin. bits wide data used data communications applications where parity error checking necessary. Retransmit resets Read pointer zero without affecting write pointer. This very useful retransmitting data when error detected system. Using array eigh transistors memory cell, M67204E combine extremely standby supply current (typ with fast access time over full temperature range. versions offer battery backup data retention capability with typical power consumption less than M67204E processed according methods latest revision (class 9000 QML.
Features
First-in first-out dual port memory 4096 organisation Fast access time: Wide temperature range Fully expandable word width depth Asynchronous read/write operations Empty, full half flags single device mode Retransmit capability Bi-directional applications Battery back-up operation data retention compatible Single power supply High performance SCMOS technology
Rev. June 2000
M67204E
Interface
Block Diagram
Configuration
ceramic mils mils (top view)
FL/RT XO/HF
Rev. June 2000
M67204E
Names
NAMES
I0-8 Q0-8 Inputs Outputs Write Enable Read Enable Reset Empty Flag
DESCRIPTION
NAMES
XO/HF FL/RT
DESCRIPTION
Full Flag Expansion Out/Half-Full Flag Expansion First Load/Retransmit Power Supply Ground
Signal Description
Data
Data inputs 9-bit data pointers first location. reset required after power-up before write operation enabled. Both Read Enable Write Enable inputs must high state during period shown figure (i.e. tRSS before rising edge should change until tRSR after rising edge Half-Full Flag (HF) will reset high after Reset (RS).
Reset (RS)
Reset occurs whenever Reset (RS) input taken state. Reset returns both internal read write Figure Reset.
Notes
change status during reset, flags will valid tRSC. around rising edge
Write Enable
write cycle initiated falling edge this input Full Flag (FF) set. Data set-up hold times must maintained rise time leading edge Write Enable (W). Data stored sequentially array, regardless current read operation. Once half memory filled, during falling edge next write operation, Half-Full Flag (HF) will remain this state until difference between write read pointers less than Rev. June 2000
equal half total available memory device. Half-Full Flag (HF) then reset rising edge read operation. prevent data overflow, Full Flag (FF) will low, inhibiting further write operations. completion valid read operation, Full Flag (FF) will high after TRFF, allowing valid write begin. When FIFO stack full, internal write pointer blocked from that external changes will have effect full FIFO stack.
M67204E
Read Enable
read cycle initiated falling edge Read Enable provided that Empty Flag (EF) set. data accessed first in/first basis, with standing current write operations. After Read Enable goes high, Data Outputs will return high impedance state until next Read operation. When data FIFO stack been read, Empty Flag (EF) will low, allowing "final" read cycle, inhibiting further read operations whilst data outputs remain high impedance state. Once valid write operation been completed, Empty Flag (EF) will high after tWEF valid read then initiated. When FIFO stack empty, internal read pointer blocked from that external changes will have effect empty FIFO stack.
Expansion (XI)
This input dual-purpose pin. Expansion connected indicate operation single device mode. Expansion (XI) connected Expansion (XO) previous device Depth Expansion Daisy Chain modes.
Full Flag (FF)
Full Flag (FF) will low, inhibiting further write operations when write pointer location less than read pointer, indicating that device full. read pointer moved after Reset (RS), Full Flag (FF) will after 4096 writes.
Empty Flag (EF)
Empty Flag (EF) will low, inhibiting further read operations when read pointer equal write pointer, indicating that device empty.
First Load/Retransmit (FL/RT)
This dual-purpose input. Depth Expansion Mode, this connected ground indicate that first loaded (see Operating Modes). Single Device Mode, this acts retransmit input. Single Device Mode initiated connecting Expansion (XI) ground. M67204E made retransmit data when Retransmit Enable Control (RT) input pulsed low. retransmit operation will internal read point first location will affect write pointer. Read Enable Write Enable must high state during retransmit. retransmit feature intended when number writes equals less than depth FIFO have occured since last cycle. retransmit feature compatible with Depth Expansion Mode will affect Half-Full Flag (HF), accordance with relative locations read write pointers.
Expansion Out/Half-full Flag (XO/HF)
This dual-purpose output. single device mode, when Expansion (XI) connected ground, this output acts indication half-full memory. After half memory filled falling edge next write operation, Half-Full Flag (HF) will will remain until difference between write read pointers less than equal half total memory device. Half-Full Flag (HF) then reset rising edge read operation. Depth Expansion Mode, Expansion (XI) connected Expansion (XO) previous device. This output acts signal next device Daisy Chain providing pulse next device when previous device reaches last memory location.
Data Output
DATA output 9-bit wide data. This data high impedance condition whenever Read high state.
Rev. June 2000
M67204E
Functional Description
Operating Modes Single Device Mode
single M67204E used when application requirements 4096 words less. M67204E Figure Block Diagram Single FIFO.
(HALF-FULL FLAG) WRITE DATAIN READ
Single Device Configuration when Expansion (XI) control input grounded (see Figure this mode Half-Full Flag (HF), which active output, shared with Expansion (XO).
67204E
DATAOUT
FULL FLAG (FF) RESET (RS)
(EF) EMPTY FLAG (RT) RETRANSMIT
EXPANSION (XI)
Width Expansion Mode
Word width increased simply connecting corresponding input control signals multiple devices.
Status flags (EF, detected from device. Figure demonstrates 18-bit word width using M67204E. word width attained adding additional M67204E.
Figure Block Diagram 4096 FIFO Memory Used Width Expansion Mode.
DATAIN READ WRITE FULL FLAG RESET (RS) (FF)
67204E
67204E
(EF) EMPTY FLAG (RT) RETRANSMIT
DATAOUT
Note Flag detection accomplished monitoring signals either (any) device used width expansion configuration. connect output control signals together.
Rev. June 2000
M67204E
Table Reset retransmit Single Device Configuration/Width Expansion Mode
INPUTS MODE
Reset Retransmit Read/Write
INTERNAL STATUS
OUTPUTS
Read Pointer
Location Zero Location Zero Increment(4)
Write Pointer
Location Zero Unchanged Increment(4)
Note Pointer will increment flag high.
Table Reset First Load Truth Table Depth Expansion/Compound Expansion Mode
INPUTS MODE
Reset First Device Reset Other Devices Read/Write
INTERNAL STATUS
OUTPUTS
Read Pointer
Location Zero Location Zero
Write Pointer
Location Zero Location Zero
Note connected previous device. fig.
Depth Expansion (Daisy Chain) Mode
M67204E easily adapted applications which require more than 4096 words. Figure demonstrates Depth Expansion using three M67204E. depth achieved adding additional M67204E. M67204E operate Depth Expansion configuration following conditions first device must designated connecting First Load (FL) control input ground. other devices must have high state. Expansion (XO) each device must connected Expansion (XI) next device. figure External logic needed generate composite Full Flag (FF) Empty Flag (EF). This requires that EF's (i.e. must generate correct composite EF). figure Retransmit (RT) function Half-Full Flag (HF) available Depth Expansion Mode.
Compound Expansion Module
quite simple apply expansion techniques described above together create large FIFO arrays (see figure
Bidirectional Mode
Applications which require data buffering between systems (each system being capable Read Write operations) created coupling M67204E shown figure Care must taken ensure that appropriate flag monitored each system (i.e. monitored device which monitored device which use). Both Depth Expansion Width Expansion used this mode.
Data Flow Through Modes
types flow-through modes permitted read flow-through write flow-through mode. read flow-through mode (figure FIFO stack allows
Rev. June 2000
M67204E
single word read after word been written empty FIFO stack. data enabled (tWEF after leading edge which known first write edge remains until line raised from high, after which will into three-state mode after tRHZ line will show pulse indicating temporary reset then will set. interval which low, more words written FIFO stack (the subsequent writes after first write edge will reset Empty Flag) however, same word (written first write edge) presented output read pointer will incremented low. toggling remaining words written FIFO will appear output accordance with read cycle timings. write flow-through mode (figure 18), FIFO stack allows single word data written immediately after single word data been read from full FIFO stack. line causes reset, line, being low, causes again anticipation data word. word loaded into FIFO stack leading edge line must toggled when order write data into FIFO stack increment write pointer.
Figure Block Diagram 12288 FIFO Memory (Depth expansion).
67204E
FULL
67204E
EMPTY
67204E
Figure Compound FIFO Expansion.
M67204E DEPTH EXPANSION BLOCK M67204E DEPTH EXPANSION BLOCK M67204E DEPTH EXPANSION BLOCK Q(N-8) Q(N-8)
I(N-8)
I(N-8)
Notes depth expansion block section Depth Expansion Figure Flag detection section Width Expansion Figure
Rev. June 2000
M67204E
Figure Bidirectional FIFO Mode.
67204
SYSTEM
SYSTEM
67204
Electrical Characteristics
Absolute Maximum Ratings
Supply voltage (VCC GND) Input Output voltage applied (GND (Vcc Storage temperature
OPERATING RANGE
Military
OPERATING SUPPLY VOLTAGE
OPERATING TEMPERATURE
Rev. June 2000
M67204E
Parameters
M67204E Parameter
ICCOP ICCSB ICCPD (10) Notes
M67204E
Description
Operating supply current Standby supply current Power down current
UNIT
VALUE
measurements made with outputs open. FL/RT VIH. input Vcc.
PARAMETER
(11) (12) (13) (13) (14) (14) (15) (15) Notes
DESCRIPTION
Input leakage current Output leakage current Input voltage Input high voltage Output voltage Output high voltage Input capacitance Output capacitance
M67204E
UNIT
VALUE
Vcc. VIH, VOUT VCC. -0.3 pulse width min, Guaranteed tested
Test Conditions
Input pulse levels Input rise/Fall times Input timing reference levels Output reference levels Output load figure
Figure Output Load.
OUTPUT
includes scope capacitance
equivalent circuit
Rev. June 2000
M67204E
SYMBOL (16) SYMBOL (17)
READ CYCLE TRLRL TRLQV TRHRL TRLRH TRLQX TWHQX TRHQX TRHQZ WRITE CYCLE TWLWL TWLWH TWHWL TDVWH TWHDX RESET CYCLE TRSLWL TRSLRSH TWHRSH TRSHWL TRTLWL TRTLRTH TWHRTH TRTHWL FLAGS TRSLEFL TRSLFFH TRLEFL TRHFFH TEFHRH TWHEFH TWLFFL TWLHFL TRHHFH TFFHWH tEFL tHFH, tFFH tREF tRFF tRPE tWEF tWFF tWHF tRHF tWPF Reset Reset HF/FF high Read Read high high Read width after high Write high high Write Write Read high high Write width after high tRSC tRSS tRSR tRTC tRTS tRTR Reset cycle time Reset pulse width (19) Reset set-up time Reset recovery time Retransmit cycle time Retransmit pulse width (19) Retransmit set-up time (20) Retransmit recovery time tWPW Write cycle time Write pulse width (19) Write recovery time Data set-up time Data hold time tRPW tRLZ tWLZ tRHZ Read cycle time Access time Read recovery time Read pulse width (19) Read data (20) Write data (20, Data valid from read high Read high data high (20)
PARAMETER (18) (22)
M67204E MIN. MAX.
M67204E MIN. MAX.
UNIT
RETRANSMIT CYCLE
Rev. June 2000
M67204E
SYMBOL (16) SYMBOL (17)
EXPANSION TWLXOL TWHXOH TXILXIH TXIHXIL TXILRL Notes tXOL tXOH tXIR tXIS Read/Write Read/Write high pulse width recovery time set-up time
PARAMETER (18) (22)
M67204E MIN.
M67204E MIN.
UNIT
MAX.
MAX.
PREVIEW
symbol. symbol. Timings referenced test conditions. Pulse widths less than minimam value allowed. Values guaranteed design, currently tested. Only applies read data flow-through mode. parameters tested only.
Figure Asynchronous Write Read Operation.
Rev. June 2000
M67204E
Figure Full Flag from Last Write First Read.
Figure Empty Flag from Last Read First Write.
Figure Retransmit.
Notes change status during Retransmit, flags will valid tRTC.
Rev. June 2000
M67204E
Figure Empty Flag Timing
Figure Full Flag Timing
Figure Half-Full Flag Timing.
Rev. June 2000
M67204E
Figure Expansion Out.
Figure Expansion
Figure Read Data Flow Through Mode.
Rev. June 2000
M67204E
Figure Write Data Flow Through Mode.
Ordering Information
TEMPERATURE RANGE PACKAGE DEVICE 67204EV SPEED FLOW* /883
version
mils Side brazed pins mils Dice form
blank /883 SB/SC
standards Class 9000 level
Military Space
-55° +125°C -55° +125°C
67204E 4096 FIFO Very power Tolerant
ordering quality level, according 5962-89568.
information contained herein subject change without notice. responsibility assumed Atmel Wireless Microcontrollers using this publication and/or circuits described herein possible infringements patents other rights third parties which result from use.
Rev. June 2000

CMOS Parallel FIFO Tolerant M67204E implement first-in first-out

Top Searches for this datasheet

Other recent searches