The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

2880-Bit High-Responsivity Overview MN3646 2880-pixel high sensit


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



MN3646
2880-Bit High-Responsivity Overview
MN3646 2880-pixel high sensitivity linear image sensor combining photo-sites using dark output floating photodiodes analog shift registers read out. provides large output high ratio visible light inputs over wide range wavelength.
Assignments
VSSD 2880 (Top View)
Features
2880 floating photodiodes n-channel buried type shift
registers read integrated single chip.
Operates single power supply driven CMOS
logic.
photodiodes with structure made dark output
voltage very low.
smooth spectral response that close sensitivity
human entire visible region.
VSSA
Large signal output typically 1200mV saturation
obtained.
Since compensation output (DS) provided addition
signal output (OS), possible obtain signal with high ratio carrying differential amplification outputs.
WDIP022-G-0470
Application
Barcode readers Measurement position dimensions
Block Diagram
VSSA
objects.
power supply voltage rise circuit
2877 2878 2879 2880
Reset pulse voltage rise circuit
Black reference pixels Dummy invalid pixels
VSSD
MN3646
Absolute Maximum Ratings (Ta=25°C, VSSA=VSSD=0V)
Parameter Power supply voltage Input voltage Output voltage Operating temperature range Storage temperature range Symbol Topr Tstg
Rating +8.0 +8.0 +8.0 +8.0 +100
Unit
Operating Conditions
Voltage conditions (Ta=-20 +60°C, VSSA=VSSD=0V)
Parameter Internal digital circuit power supply voltage output circuit power supply voltage shift register clock High level shift register clock level Shift gate clock High level Shift gate clock level Reset gate clock High level Reset gate clock level Boot gate clock High level Boot gate clock level Symbol =VOD Condition Unit
Timing conditions (Ta=-20 +60°C)
Parameter Shift register clock frequency Reset clock frequency Shift register clock rise time Shift regisster clock fall time Shift clock rise time Shift clock fall time Shift clock time Shift clock pulse width Shift clock hold time Reset clock rise time Reset clock fall time Reset clock time Reset clock pulse width Reset clock hold time Boost clock rise time Boost clock fall time Boosst clock time Reseet active period Boost clock hold time Symbol timing diagram Note timing diagram timing diagram Note Condition =1/2T, =1/T=data rate timing diagram. Note timing diagram 1000 2000 1000 Unit
Note Since dark output shift register region increases dynamic range decreases shift register clock frequency becomes lower, device range which required dynamic range obtained. Note Care should taken because making shift clock pulse width smaller tendency increase image left over from signal scanned during previous period). Note step will present reset pulse waveform boost clock time becomes long.
Electrical Characteristics Clock input capacitance
Parameter Shift register clock input capacitance Shift gate clock input capacitance Reset gate clock input capacitance Boost gate clock input capacitance Symbol =1MHz Condition
MN3646
Unit
characteristics (Ta=-20 +60°C, VSSA=VSSD=0V)
Parameter Digital power supply current Analog power supply current Symbol =VOD =+5V =500kHz Condition Unit
Optical Characteristics
<Inspection conditions> Ta=25°C, VDD=VOD=5V, (pulse), fC=250kHz, fR=500kHz, Tint (accumulation time)=10ms Light source: Red-color (Peak wavelength: 660nm±10nm) Optical system: slit with aperture dimensions 20mm 20mm used distance 200mm from sensor (equivalent
F=10).
Load resistance 100k Ohms These specifications apply 2880 valid pixels excluding dummy pixels
Parameter Responsivity Photo response non-uniformity Odd/even non-uniformity Saturation output voltage Saturation exposure Dark signal output voltage Dark signal output non-uniformity Shift register total transfer efficiency Output impedance Dynamic range Signal output level Compensation output level Symbol PRNU VSAT VDRK DSNU STTE Note Note Note Note Note Note Note Note Dark condition, Note Dark condition, Note Condition 1200 6000 Unit
Signal compensation output level difference
Note photo response non-uniformity (PRNU) defined following equation, where Xave average output voltage 2880 valid pixels absolute value difference between Xave voltage maximum minimum) output pixel, when surface photo-sites illuminated with light having uniform distribution over entire surface. PRNU= Xave incident light intensity shall standard saturation light intensity. Note odd/even non-uniformity (O/E) defined following equation, where Xave average output voltage 2880 valid pixels output voltage `n'th pixel, when surface photo-sites illuminated with light having uniform distribution over entire surface. Xn-Xn+1 O/E= 2879 Xave other words, this value obtained dividing average output difference between even pixels average output voltage valid pixels. incident light intensity shall standard saturation light intensity.
2879
MN3646
Optical Characteristics (continued)
Note Saturation output voltage (VSAT) defined output voltage point when linearity photoelectric characteristics cannot maintained incident light intensity increased. (The light intensity exposure this point called saturation exposure.) Note dark signal output voltage (VDRK) defined average output voltage 2880 pixels dark condition Ta=25°C Tint=10ms. Normally, dark output voltage doubles every 10°C rise proportional Tint. dark signal output non-uniformity (DSNU) defined difference between maximum output voltage among valid pixels VDRK dark condition Ta=25°C Tint=10ms.
VDRK DSNU
Note dynamic range defined following equation. VSAT VDRK Since dark signal voltage proportional accumulation time, dynamic range becomes wider when accumulation time shorter. Note signal output level (VOS) compensation output level (VDS) voltage values shown following figure.
Reset feed through level
Descriptions
Symbol VSSD VSSA Signal output Compensation output Digital ground Reset clock Boost clock connection connection connection Transfer clock (Phase Shift clock connection connection Transfer clock (Phase connection connection connection connection connection Reset drain Analog power supply Digital power supply Analog ground Ground internal analog circuit. Apply capacitance 3,300pF externally. Ground internal digital circuit. name Condition
Note possible expect improvement ratio connecting separately analog power supply pins (VOD, VSSA) digital power supply pins (VDD, VSSD) respectively analog side pattern digital side pattern circuit board driving CCD. Note Connect pins externally VSSA.
Construction Image Sensor
MN3646 made three sections of-a) photo detector region, transfer region (shift register), output region. Photo detector region photoelectric conversion device consists floating photodiode channel stopper each pixel, 2880 these devices linearly arranged side side pitch 10µm. photo detector's windows 10µm 200µm rectangle light incident areas other than these windows optically shut out. photo detector provided with optically shielded pixels (black reference pixels) which serve black reference. Transfer region (shift register) light output that been photoelectrically converted
MN3646
transferred transfer each even pixel timing shift clock optical signal electric charge transferred this analog shift register successively transferred guided output region. buried type that driven phase clock used analog shift register. Output region signal charge that transferred output region sent detector where impedance transformation done using source follower stages. level component clock noise component containing optical signals output from pin. carrying differential amplification outputs externally, possible obtain output signal with high ratio reducing clock noise, etc.
Timing Diagram timing
Integration Time (Tint.)
2911 2913 2915
2910 2912 2914
2879 2880D4 Note) Repeat transfer pulses more than 1460 periods.
Blank feed (for pixels)
Black reference pixel signal (for pixels)
Valid pixel signal (for 2880 pixels) Invalid pixel signal (for pixels)
Invalid pixel signal (for pixels)
MN3646
Drive timing
Reference level
Signal output voltage
Graphs Characteristics
Photoelectric Conversion Characteristics
Signal output voltage (mV) Relative responsivity
Under standard operating condition
Spectral Response Characteristics
Characteristics under standard operating condition Light source:
Exposure
Wavelength (nm)

Other recent searches


TRSL-3380WG - TRSL-3380WG   TRSL-3380WG Datasheet
TMP122-EP - TMP122-EP   TMP122-EP Datasheet
MPDTY303S - MPDTY303S   MPDTY303S Datasheet
MM74C74 - MM74C74   MM74C74 Datasheet
GS8160F18 - GS8160F18   GS8160F18 Datasheet
36T-5 - 36T-5   36T-5 Datasheet
DWDM-XENPAK-58 - DWDM-XENPAK-58   DWDM-XENPAK-58 Datasheet
17-AS - 17-AS   17-AS Datasheet
B240L - B240L   B240L Datasheet
2SB511 - 2SB511   2SB511 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive