Excellent-Price/Performance Floating-Point Digital Signal Process
|
|
|
Top Searches for this datasheet
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Excellent-Price/Performance Floating-Point
Digital Signal Processors (DSPs): TMS320C67x (C6711, C6711B, C6711C, C6711D) Eight 32-Bit Instructions/Cycle 100-, 150-, 167-, 200-, 250-MHz Clock Rates 10-, 6.7-, 4-ns Instruction Cycle Time 600, 900, 1000, 1200, 1500 MFLOPS Advanced Very Long Instruction Word (VLIW) C67x Core Eight Highly Independent Functional Units: Four ALUs (Floating- Fixed-Point) ALUs (Fixed-Point) Multipliers (Floating- Fixed-Point) Load-Store Architecture With 32-Bit General-Purpose Registers Instruction Packing Reduces Code Size Instructions Conditional Instruction Features Hardware Support IEEE Single-Precision Double-Precision Instructions Byte-Addressable (8-, 16-, 32-Bit Data) 8-Bit Overflow Protection Saturation Bit-Field Extract, Set, Clear Bit-Counting Normalization L1/L2 Memory Architecture 32K-Bit (4K-Byte) Program Cache (Direct Mapped) 32K-Bit (4K-Byte) Data Cache (2-Way Set-Associative) 512K-Bit (64K-Byte) Unified Mapped RAM/Cache (Flexible Data/Program Allocation) Device Configuration Boot Mode: HPI, 16-, 32-Bit Boot Endianness: Little Endian, Endian Enhanced Direct-Memory-Access (EDMA) Controller Independent Channels)
32-Bit External Memory Interface (EMIF)
Glueless Interface Asynchronous Memories: SRAM EPROM Glueless Interface Synchronous Memories: SDRAM SBSRAM 256M-Byte Total Addressable External Memory Space 16-Bit Host-Port Interface (HPI) Multichannel Buffered Serial Ports (McBSPs) Direct Interface T1/E1, MVIP, SCSA Framers ST-Bus-Switching Compatible Channels Each AC97-Compatible Serial-Peripheral-Interface (SPI) Compatible (Motorola) 32-Bit General-Purpose Timers Flexible Phase-Locked-Loop (PLL) Clock Generator [C6711/11B] Flexible Software Configurable PLL-Based Clock Generator Module [C6711C/11D] Dedicated General-Purpose Input/Output (GPIO) Module With Pins [C6711C/11D] IEEE-1149.1 (JTAG) Boundary-Scan-Compatible 256-Pin Ball Grid Array (BGA) Package (GFN Suffix) [C6711/C6711B Only] 272-Pin Ball Grid Array (BGA) Package (GDP Suffix) [C6711C/C6711D Only] (Recommended Designs) CMOS Technology 0.13-µm/6-Level Copper Metal Process (C6711C/C6711D) 0.18-µm/5-Level Copper Metal Process (C6711/11B) 3.3-V I/O, 1.4-V Internal (C6711D-250) 3.3-V I/O, 1.20-V Internal (C6711C/C6711D) 3.3-V I/O, 1.8-V Internal (C6711B/C6711-100) 3.3-V I/O, 1.9-V Internal (C6711-150)
Please aware that important notice concerning availability, standard warranty, critical applications Texas Instruments semiconductor products disclaimers thereto appears this data sheet.
TMS320C67x C67x trademarks Texas Instruments. Motorola trademark Motorola, Inc. trademarks property their respective owners. IEEE Standard 1149.1-1990 Standard-Test-Access Port Boundary Scan Architecture. These values compatible with existing 1.26V designs.
PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
Copyright 2005, Texas Instruments Incorporated
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Table Contents
revision history package (bottom view) [C6711/11B only] package (bottom view) [C6711C/11D only] description device characteristics device compatibility functional block (DSP core) diagram (DSP core) description memory summary peripheral register descriptions signal groups description device configurations terminal functions development support device support register description cache configuration (CCFG) register description (11D) interrupt sources interrupt selector [C6711/11B only] interrupt sources interrupt selector [11C/11D only] EDMA channel synchronization events [C6711/11B only] EDMA module EDMA selector [C6711C/11D only] clock [C6711/11B only] controller [C6711C/C6711D only] general-purpose input/output (GPIO) [11C/11D only power-down mode logic power-supply sequencing power-supply decoupling IEEE 1149.1 JTAG compatibility statement EMIF device speed (C6711/C6711B) EMIF device speed (C6711C/C6711D only) EMIF endian mode correctness [C6711D only] bootmode reset absolute maximum ratings over operating case temperature range recommended operating conditions electrical characteristics over recommended ranges supply voltage operating case temperature C6711/C6711B only electrical characteristics over recommended ranges supply voltage operating case temperature C6711C/C6711D only
parameter measurement information signal transition levels timing parameters board routing analysis input output clocks asynchronous memory timing synchronous-burst memory timing synchronous DRAM timing HOLD/HOLDA timing BUSREQ timing reset timing [C6711/11B] reset timing [C6711C/11D] external interrupt timing host-port interface timing multichannel buffered serial port timing timer timing general-purpose input/output (GPIO) port timing [C6711C/C6711D only] JTAG test-port timing mechanical data [C6711/11B/11C/11D]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
REVISION HISTORY
This data sheet revision history highlights technical changes made SPRS088L device-specific data sheet make SPRS088M revision. Scope: Applicable updates C67x device family, specifically relating C6711/11B C6711C/11D devices, have been incorporated. devices Production Data (PD) stage development.
PAGE(S)
ADDITIONS/CHANGES/DELETIONS Global: Added "ZDP" mechanical packaging information
Features section: Added "and ZDP" "Recommended Designs" "272-Pin Ball Grid Array bullet Description section: Added "(for 6711C)" "With performance 12000 million paragraph Changed "1350 MFLOPS" "1500 MFLOPS" "With performance 1200 million floating-point operations second paragraph Changed "clock rate (for 6711C)." "clock rate (for 6711C/D)." "With performance 1200 million floating-point operations second paragraph Device Configurations section, Device Configurations Device Reset: Added paragraphs Device Configurations Pins Device Reset (HD[4:3], HD8, HD12 [11D only], CLKMODE0): Updated/changed HD12 Functional Description Terminal Functions table: Added footnote clarity Deleted "These IPD/IPU signal pins feature 30-k resistor" from "For C6711/11B, Internal Pulldown "For C6711C/11D, Internal Pulldown footnote Added "For C6711C/11D, ensure proper logic level during reset when these pins both routed 3-stated driven, recommended external 10-k pullup/pulldown resistor included sustain IPU/IPD, respectively" footnote table Moved footnote CVDD into description Device Support, Device Development-Support Tool Nomenclature section: Deleted Device Part Numbers (P/Ns) Ordering Information" table associated paragraph Updated designate stages product development cycle." paragraph Updated "TMX devices." paragraph Updated device nomenclature also includes paragraph Added "The package, like package, paragraph Added "For device part numbers further ordering "The package, like package." paragraph Figure TMS320C6000 Platform Device Nomenclature (Including TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D Devices): Added "ZDP" associated footnote Added "For actual device part numbers (P/Ns) ordering information, footnote IEEE 1149.1 JTAG Compatibility Statement section: Updated/added paragraphs clarity Reset section: Added section
33-34
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
PAGE(S)
ADDITIONS/CHANGES/DELETIONS Input Output Clocks: Timing Requirements CLKIN [C6711C/11D] section: Updated tc(CLKIN) Bypass Mode GPDA -167 value from Updated tc(CLKIN) Bypass Mode -200 value from Timing Requirements CLKIN [C6711D-250]: Updated tc(CLKIN) Bypass Mode -250 value from
Input Output Clocks: Switching Characteristics Over Recommended Operating Conditions CLKOUT3 [C6711C/C6711D only]: Changed "C3= CLKOUT3 period footnote from RATIO field PLLDIV3 register" OSCDIV1 register. more details, see"PLL controller [C6711C/C6711D only]." Mechanical Data C6711/11B/11C/11D section: Deleted "GFN (S-PBGA-N256) [11/11B only]" "GDP (S-PBGA-N272) [11C/11D]" mechanical package diagrams; automated merge process. Added "thermal resistance characteristics (S-PBGA package) [C6711C/11D only]" table Added "Packaging Information" title lead-in sentence
129-130
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
package (bottom view) [C6711/11B only]
256-PIN BALL GRID ARRAY (BGA) PACKAGE BOTTOM VIEW
package (bottom view) [C6711C/11D only]
272-PIN BALL GRID ARRAY (BGA) PACKAGE BOTTOM VIEW mechanical package designator represents version package with lead-free balls. more detailed information, Mechanical Data section this document.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
description
TMS320C67x DSPs (including TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D devices) compose floating-point family TMS320C6000 platform. C6711, C6711B, C6711C, C6711D devices based high-performance, advanced very-long-instruction-word (VLIW) architecture developed Texas Instruments (TI), making these DSPs excellent choice multichannel multifunction applications. With performance million floating-point operations second (MFLOPS) clock rate MHz, C6711/C6711B device offers cost-effective solutions high-performance programming challenges. C6711/C6711B possesses operational flexibility high-speed controllers numerical capability array processors. This processor general-purpose registers 32-bit word length eight highly independent functional units. eight functional units provide four floating-/fixed-point ALUs, fixed-point ALUs, floating-/fixed-point multipliers. C6711/C6711B produce MACs cycle total MMACS. With performance 1200 million floating-point operations second (MFLOPS) clock rate (for 6711C/D) 1500 MFLOPS clock rate (for 6711D), C6711C/C6711D device also offers cost-effective solutions high-performance programming challenges. C6711C/C6711D also possesses operational flexibility high-speed controllers numerical capability array processors. This processor general-purpose registers 32-bit word length eight highly independent functional units. eight functional units provide four floating-/fixed-point ALUs, fixed-point ALUs, floating-/fixed-point multipliers. C6711C/C6711D produce MACs cycle total MMACS. C6711/C6711B/C6711C/C6711D DSPs also have application-specific hardware logic, on-chip memory, additional on-chip peripherals. C6711/C6711B/C6711C/C6711D uses two-level cache-based architecture powerful diverse peripherals. Level program cache (L1P) 32-Kbit direct mapped cache Level data cache (L1D) 32-Kbit 2-way set-associative cache. Level memory/cache (L2) consists 512-Kbit memory space that shared between program data space. memory configured mapped memory, cache, combinations two. peripheral includes multichannel buffered serial ports (McBSPs), general-purpose timers, host-port interface (HPI), glueless external memory interface (EMIF) capable interfacing SDRAM, SBSRAM asynchronous peripherals. C6711/C6711B/C6711C/C6711D complete development tools which includes: compiler, assembly optimizer simplify programming scheduling, Windows debugger interface visibility into source code execution.
TMS320C6000 trademark Texas Instruments. Windows registered trademark Microsoft Corporation. Throughout remainder this document, TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D shall referred TMS320C67x C67x where generic, where specific, their individual full device part numbers will used abbreviated C6711, C6711B, C6711C, C6711D, 11B, 11C, 11D, etc.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
device characteristics
Table provides overview C6711/C6711B/C6711C/C6711D DSPs. table shows significant features each device, including capacity on-chip RAM, peripherals, execution time, package type with count. more details C6000 device part numbers part numbering, Figure Table Characteristics C6711/C6711B C6711C/C6711D Processors
HARDWARE FEATURES EMIF EDMA Peripherals McBSPs 32-Bit Timers GPIO Module Size (Bytes) On-Chip Memory Organization INTERNAL CLOCK SOURCE ECLKIN SYSCLK3 ECLKIN clock frequency CPU/2 clock frequency SYSCLK2 CPU/2 clock frequency SYSCLK2 CPU/4 clock frequency SYSCLK2 SYSCLK2 C6711/C6711B (FLOATING-POINT DSPs) C6711C/C6711D (FLOATING-POINT DSPs)
4K-Byte (4KB) Program (L1P) Cache Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2) 0x0202 150, (C6711-150) (C6711-100) 0x0203 167, 200, (C6711D-250) (C6711D-200) (C6711DGDPA-167) (C6711C-200) (C6711CGDPA-167) 1.20 (C6711C/C6711D) (C6711D-250) 272-Pin (GDP ZDP) 0.13 (C6711C) (C6711D)
Frequency
Control Status Register (CSR.[31:16])
Cycle Time
(C6711B-150) (C6711B-100) (C6711BGFNA-100) (C6711-150) (C6711B/C6711-100) Bypass (x1),
Voltage Options Clock Generator Options
Core CLKIN frequency multiplier Prescaler Multiplier Postscaler
Package Process Technology
256-Pin (GFN) 0.18
Product Status Product Preview (PP) Advance Information (AI) Production Data (PD)
These values compatible with existing 1.26V designs. PRODUCTION DATA information current publication date. Products conform specifications terms Texas Instruments standard warranty. Production processing does necessarily include testing parameters.
C6000 trademark Texas Instruments.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
device compatibility
TMS320C6211/C6211B C6711/C6711B devices pin-compatible have same peripheral set; thus, making system designs easier providing faster time market. following list summarizes device characteristic differences among C6211, C6211B, C6711, C6711B, C6711C, C6711D devices:
C6211 C6211B devices have fixed-point C62x CPU, while C6711, C6711B, C6711C,
C6711D devices have floating-point C67x CPU.
C6211/C6211B device runs -167 -150 clock speeds (with C6211BGFNA extended
temperature device that also runs -150 MHz), while C6711/C6711B device runs -150 -100 (with C6711BGFNA extended temperature device that also runs -100 MHz) C6711C/C6711D device runs -200 clock speed (with C6711CGDPA C6711DGDPA extended temperature devices that also -167 MHz).
C6211/C6211B, C6711-100, C6711B devices have core voltage C6711-150 device
core voltage C6711C C6711D devices operate with core voltage 1.20
There several enhancements features that only available C6711C/C6711D device, such
CLKOUT3 signal, software programmable Controller, GPIO peripheral module. C6711D device also additional enhancements such EMIF Endian mode correctness EMIFBE requestor priority ["P" bit] cache configuration (CCFG) register. more detailed discussion migration C6211, C6211B, C6711, C6711B device TMS320C6711C device, Migrating from TMS320C6211B/6711B TMS320C6711C application report (literature number SPRA837). more detailed discussion similarities/differences between C6211 C6711 devices, Begin Development Today with TMS320C6211 Begin Development with TMS320C6711 application reports (literature number SPRA474 SPRA522, respectively).
This value compatible with existing 1.26V designs.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
functional block (DSP core) diagram
SBSRAM SRAM ROM/FLASH Devices
External Memory Interface (EMIF)
Timer
Timer
Framing Chips: H.100, MVIP, SCSA, AC97 Devices, Devices, Codecs
Multichannel Buffered Serial Port (McBSP1)
Multichannel Buffered Serial Port (McBSP0)
Enhanced Controller channel)
Host Port Interface (HPI)
Interrupt Selector
addition fixed-point instructions, these functional units execute floating-point instructions. C6711C/C6711D device software-configurable (with through multiplier through divider) Controller which different from hardware peripheral C6711 C6711B devices. Applicable C6711C/C6711D device only
POST OFFICE 1443
Memory Banks Bytes Total
SDRAM
C6711/C6711B/C6711C/C6711D Digital Signal Processors
Cache Direct Mapped Bytes Total
C6000 (DSP Core) Instruction Fetch Instruction Dispatch Instruction Decode Data Path Register File Data Path Register File Control Registers Control Logic Test In-Circuit Emulation Interrupt Control
Cache 2-Way Associative Bytes Total
Power-Down Logic
Boot Configuration
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
(DSP core) description
fetches advanced very-long instruction words (VLIW) (256 bits wide) supply eight 32-bit instructions eight functional units during every clock cycle. VLIW architecture features controls which eight units have supplied with instructions they ready execute. first every 32-bit instruction determines next instruction belongs same execute packet previous instruction, whether should executed following clock part next execute packet. Fetch packets always bits wide; however, execute packets vary size. variable-length execute packets memory-saving feature, distinguishing C67x from other VLIW architectures. features sets functional units. Each contains four units register file. contains functional units .L1, .S1, .M1, .D1; other contains units .D2, .M2, .S2, .L2. register files each contain 32-bit registers total general-purpose registers. sets functional units, along with register files, compose sides (see functional block diagram Figure four functional units each side freely share registers belonging that side. Additionally, each side features single data connected registers other side, which sets functional units access data from register files opposite side. While register access functional units same side register file service units single clock cycle, register access using register file across supports read write cycle. C67x executes C62x instructions. addition C62x fixed-point instructions, eight functional units (.L1, .S1, .M1, .M2, .S2, .L2) also execute floating-point instructions. remaining functional units (.D1 .D2) also execute LDDW instruction which loads bits side total bits cycle. Another feature C67x load/store architecture, where instructions operate registers opposed data memory). sets data-addressing units (.D1 .D2) responsible data transfers between register files memory. data address driven units allows data addresses generated from register file used load store data from other register file. C67x supports variety indirect addressing modes using either linear- circular-addressing modes with 15-bit offsets. instructions conditional, most access registers. Some registers, however, singled support specific addressing hold condition conditional instructions condition automatically "true"). functional units dedicated multiplies. functional units perform general arithmetic, logical, branch functions with results available every clock cycle. processing flow begins when 256-bit-wide instruction fetch packet fetched from program memory. 32-bit instructions destined individual functional units "linked" together bits least significant (LSB) position instructions. instructions that "chained" together simultaneous execution eight total) compose execute packet. instruction breaks chain, effectively placing instructions that follow next execute packet. execute packet crosses fetch-packet boundary (256 bits wide), assembler places next fetch packet, while remainder current fetch packet padded with instructions. number execute packets within fetch packet vary from eight. Execute packets dispatched their respective functional units rate clock cycle next 256-bit fetch packet fetched until execute packets from current fetch packet have been dispatched. After decoding, instructions simultaneously drive active functional units maximum execution rate eight instructions every clock cycle. While most results stored 32-bit registers, they subsequently moved memory bytes half-words well. load store instructions byte-, half-word, word-addressable.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
(DSP core) description (continued)
src1
src2
long long
Data Path
src2
src1 src2
src1 src2
src2 src1
src2
src1 src2
Data Path
src1 long long
src1
addition fixed-point instructions, these functional units execute floating-point instructions.
Figure TMS320C67x (DSP Core) Data Paths
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
long long src2
long long src1
Register File (A0-A15) Register File (B0-B15) Control Register File
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
memory summary
Table shows memory address ranges C6711/C6711B/C6711C/C6711D devices. Internal memory always located address used both program data memory. C6711/C6711B/C6711C/C6711D configuration registers common peripherals located same address ranges. external memory address ranges C6711/C6711B/C6711C/C6711D devices begin address location 0x8000 0000. Table Memory Summary
MEMORY BLOCK DESCRIPTION Internal (L2) Reserved External Memory Interface (EMIF) Registers Registers Registers McBSP Registers McBSP Registers Timer Registers Timer Registers Interrupt Selector Registers Device Configuration Registers [C6711C/C6711D only] Reserved EDMA EDMA Registers Reserved GPIO Registers [C6711C/C6711D only] Reserved Controller Registers [C6711C/C6711D only] Reserved QDMA Registers Reserved McBSP Data/Peripheral Data McBSP Data/Peripheral Data Reserved Reserved EMIF EMIF EMIF EMIF Reserved BLOCK SIZE (BYTES) 256K 256K 256K 256K 256K 256K 256K 256K 256K 768K 480K 520K 736M 256M 256M 256M 256M ADDRESS RANGE 0000 0000 0000 FFFF 0001 0000 017F FFFF 0180 0000 0183 FFFF 0184 0000 0187 FFFF 0188 0000 018B FFFF 018C 0000 018F FFFF 0190 0000 0193 FFFF 0194 0000 0197 FFFF 0198 0000 019B FFFF 019C 0000 019C 01FF 019C 0200 019C 0203 019C 0204 019F FFFF 01A0 0000 01A3 FFFF 01A4 0000 01AF FFFF 01B0 0000 01B0 3FFF 01B0 4000 01B7 BFFF 01B7 C000 01B7 DFFF 01B7 E000 01FF FFFF 0200 0000 0200 0033 0200 0034 2FFF FFFF 3000 0000 33FF FFFF 3400 0000 37FF FFFF 3800 0000 3BFF FFFF 3C00 0000 7FFF FFFF 8000 0000 8FFF FFFF 9000 0000 9FFF FFFF A000 0000 AFFF FFFF B000 0000 BFFF FFFF
C000 0000 FFFF FFFF number EMIF address pins (EA[21:2]) limits maximum addressable memory (SDRAM) 128MB space. 256MB addressable memory, additional general-purpose output external logic required.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
peripheral register descriptions
Table through Table identify peripheral registers C6711/C6711B/C6711C/C6711D devices their register names, acronyms, address address range. more detailed information register contents, names, their descriptions, specific peripheral reference guide listed TMS320C6000 Peripherals Overview Reference Guide (literature number SPRU190). Table EMIF Registers
ADDRESS RANGE 0180 0000 0180 0004 0180 0008 0180 000C 0180 0010 0180 0014 0180 0018 0180 001C 0180 0020 0180 0024 0183 FFFF ACRONYM GBLCTL CECTL1 CECTL0 CECTL2 CECTL3 SDCTL SDTIM SDEXT EMIF global control EMIF space control EMIF space control Reserved EMIF space control EMIF space control EMIF SDRAM control EMIF SDRAM refresh control EMIF SDRAM extension Reserved REGISTER NAME
Table Cache Registers
ADDRESS RANGE 0184 0000 0184 4000 0184 4004 0184 4010 0184 4014 0184 4020 0184 4024 0184 4030 0184 4034 0184 5000 0184 5004 0184 8200 0184 8204 0184 8208 0184 820C 0184 8240 0184 8244 0184 8248 0184 824C 0184 8280 0184 8284 0184 8288 0184 828C 0184 82C0 0184 82C4 0184 82C8 0184 82CC 0184 82D0 0187 FFFF ACRONYM CCFG L2WBAR L2WWC L2WIBAR L2WIWC L1PIBAR L1PIWC L1DWIBAR L1DWIWC L2WB L2WBINV MAR0 MAR1 MAR2 MAR3 MAR4 MAR5 MAR6 MAR7 MAR8 MAR9 MAR10 MAR11 MAR12 MAR13 MAR14 MAR15 Cache configuration register writeback base address register writeback word count register writeback-invalidate base address register writeback-invalidate word count register invalidate base address register invalidate word count register writeback-invalidate base address register writeback-invalidate word count register writeback register writeback-invalidate register Controls range 8000 0000 80FF FFFF Controls range 8100 0000 81FF FFFF Controls range 8200 0000 82FF FFFF Controls range 8300 0000 83FF FFFF Controls range 9000 0000 90FF FFFF Controls range 9100 0000 91FF FFFF Controls range 9200 0000 92FF FFFF Controls range 9300 0000 93FF FFFF Controls range A000 0000 A0FF FFFF Controls range A100 0000 A1FF FFFF Controls range A200 0000 A2FF FFFF Controls range A300 0000 A3FF FFFF Controls range B000 0000 B0FF FFFF Controls range B100 0000 B1FF FFFF Controls range B200 0000 B2FF FFFF Controls range B300 0000 B3FF FFFF Reserved REGISTER NAME
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
peripheral register descriptions (continued)
Table Interrupt Selector Registers
ADDRESS RANGE 019C 0000 019C 0004 019C 0008 019C 000C 019F FFFF ACRONYM MUXH MUXL EXTPOL REGISTER NAME Interrupt multiplexer high Interrupt multiplexer External interrupt polarity Reserved COMMENTS Selects which interrupts drive interrupts 10-15 (INT10-INT15) Selects which interrupts drive interrupts (INT04-INT09) Sets polarity external interrupts (EXT_INT4-EXT_INT7)
Table Device Registers
ADDRESS RANGE ACRONYM REGISTER DESCRIPTION This C6711C/C6711D-only register allows user control EMIF input clock source. more detailed information device configuration register, Device Configurations section this data sheet. Identifies which defines silicon revision CPU. This register also offers user control device operation. more detailed information Control Status Register, Register Description section this data sheet.
019C 0200
DEVCFG
Device Configuration
019C 0204 019F FFFF
Reserved
Control Status Register
Table EDMA Parameter
ADDRESS RANGE 01A0 0000 01A0 0017 01A0 0018 01A0 002F 01A0 0030 01A0 0047 01A0 0048 01A0 005F 01A0 0060 01A0 0077 01A0 0078 01A0 008F 01A0 0090 01A0 00A7 01A0 00A8 01A0 00BF 01A0 00C0 01A0 00D7 01A0 00D8 01A0 00EF 01A0 00F0 01A0 00107 01A0 0108 01A0 011F 01A0 0120 01A0 0137 01A0 0138 01A0 014F 01A0 0150 01A0 0167 01A0 0168 01A0 017F 01A0 0180 01A0 0197 01A0 0198 01A0 01AF 01A0 07E0 01A0 07F7 01A0 07F8 01A0 07FF ACRONYM REGISTER NAME Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Parameters Event words) Reload/Link Parameters other Event Reload/link parameters Event 0-15 Reload/link parameters Event 0-15 Reload/link parameters Event 0-15
Scratch area words) C6711/C6711B/C6711C/C6711D device EDMA parameters total: Event/Reload parameters Reload-only parameters.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
peripheral register descriptions (continued)
more details EDMA parameter 6-word parameter entry structure, Figure
Word Word Word Word Word Word EDMA Channel Options Parameter (OPT) EDMA Channel Source Address (SRC) Array/Frame Count (FRMCNT) Array/Frame Index (FRMIDX) Element Count Reload (ELERLD) Element Count (ELECNT) Element Index (ELEIDX) Link Address (LINK) EDMA Channel Destination Address (DST)
EDMA Parameter
Figure EDMA Channel Parameter Entries Words) Each EDMA Event Table EDMA Registers
ADDRESS RANGE 01A0 0800 01A0 FEFC 01A0 FF00 01A0 FF04 01A0 FF08 01A0 FF0B 01A0 FF0C 01A0 FF1F 01A0 FFDC 01A0 FFE0 01A0 FFE4 01A0 FFE8 01A0 FFEC 01A0 FFF0 01A0 FFF4 01A0 FFF8 01A0 FFFC 01A1 0000 01A3 FFFF ACRONYM ESEL0 ESEL1 ESEL3 PQSR CIPR CIER CCER Reserved EDMA event selector [C6711C/C6711D Only] EDMA event selector [C6711C/C6711D Only] Reserved EDMA event selector [C6711C/C6711D Only] Reserved Priority queue status register Channel interrupt pending register Channel interrupt enable register Channel chain enable register Event register Event enable register Event clear register Event register Reserved REGISTER NAME
Table Quick (QDMA) Pseudo Registers
ADDRESS RANGE 0200 0000 0200 0004 0200 0008 0200 000C 0200 0010 0200 0014 0200 001C 0200 0020 0200 0024 0200 0028 0200 002C 0200 0030 ACRONYM QOPT QSRC QCNT QDST QIDX QSOPT QSSRC QSCNT QSDST QSIDX QDMA options parameter register QDMA source address register QDMA frame count register QDMA destination address register QDMA index register Reserved QDMA pseudo options register QDMA pseudo source address register QDMA pseudo frame count register QDMA pseudo destination address register REGISTER NAME
QDMA pseudo index register QDMA Pseudo registers write-accessible only
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
peripheral register descriptions (continued)
Table Controller Registers [C6711C/C6711D Only]
ADDRESS RANGE 01B7 C000 01B7 C004 01B7 C0FF 01B7 C100 01B7 C104 01B7 C10F 01B7 C110 01B7 C114 01B7 C118 01B7 C11C 01B7 C120 01B7 C124 01B7 C128 01B7 DFFF ACRONYM PLLPID PLLCSR PLLM PLLDIV0 PLLDIV1 PLLDIV2 PLLDIV3 OSCDIV1 REGISTER NAME Peripheral identification register (PID) Reserved control/status register Reserved multiplier control register controller divider register controller divider register controller divider register controller divider register Oscillator divider register Reserved [C6711D value: 0x00010801 Controller] [C6711C value: 0x00010801 Controller]
Table GPIO Registers [C6711C/C6711D Only]
ADDRESS RANGE 01B0 0000 01B0 0004 01B0 0008 01B0 000C 01B0 0010 01B0 0014 01B0 0018 01B0 001C 01B0 0020 01B0 0024 01B0 0028 01B0 3FFF ACRONYM GPEN GPDIR GPVAL GPDH GPHM GPDL GPLM GPGC GPPOL REGISTER NAME GPIO enable register GPIO direction register GPIO value register Reserved GPIO delta high register GPIO high mask register GPIO delta register GPIO mask register GPIO global control register GPIO interrupt polarity register Reserved
Table Registers
ADDRESS RANGE 0188 0000 0188 0001 018B FFFF ACRONYM HPID HPIA HPIC REGISTER NAME data register address register control register Reserved COMMENTS Host read/write access only Host read/write access only Both Host/CPU read/write access
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
peripheral register descriptions (continued)
Table Timer Timer Registers
ADDRESS RANGE TIMER 0194 0000 TIMER 0198 0000 ACRONYM REGISTER NAME COMMENTS Determines operating mode timer, monitors timer status, controls function TOUT pin. Contains number timer input clock cycles count. This number controls TSTAT signal frequency. Contains current value incrementing counter.
CTLx
Timer control register
0194 0004
0198 0004
PRDx
Timer period register
0194 0008 0194 000C 0197 FFFF
0198 0008 0198 000C 019B FFFF
CNTx
Timer counter register Reserved
Table McBSP0 McBSP1 Registers
ADDRESS RANGE McBSP0 018C 0000 3000 0000 33FF FFFF 018C 0004 3000 0000 33FF FFFF 018C 0008 018C 000C 018C 0010 018C 0014 018C 0018 018C 001C 018C 0020 018C 0024 018C 0028 018F FFFF McBSP1 0190 0000 3400 0000 37FF FFFF 0190 0004 3400 0000 37FF FFFF 0190 0008 0190 000C 0190 0010 0190 0014 0190 0018 0190 001C 0190 0020 0190 0024 0190 0028 0193 FFFF ACRONYM REGISTER DESCRIPTION McBSPx data receive register Configuration DRRx DRRx DXRx DXRx SPCRx RCRx XCRx SRGRx MCRx RCERx XCERx PCRx EDMA controller only read this register; they cannot write McBSPx data receive register Peripheral Data McBSPx data transmit register Configuration McBSPx data transmit register Peripheral Data McBSPx serial port control register McBSPx receive control register McBSPx transmit control register McBSPx sample rate generator register McBSPx multichannel control register McBSPx receive channel enable register McBSPx transmit channel enable register McBSPx control register Reserved
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
signal groups description
CLKIN CLKOUT3 CLKOUT2 CLKMODE0 PLLHV Clock/PLL Reset Interrupts
RESET EXT_INT7# EXT_INT6# EXT_INT5# EXT_INT4#
TRST EMU0 EMU1 EMU2 EMU3 EMU4 EMU5
IEEE Standard 1149.1 (JTAG) Emulation Reserved
Control/Status
HD[15:0]
Data
(Host-Port Interface) HR/W HDS1 HDS2 HRDY HINT
HCNTL0 HCNTL1
Register Select Control Half-Word Select
HHWIL
CLKOUT3 PLLHV functions applicable C6711C/C6711D device only. C6711C/C6711D device, CLKOUT2 multiplexed with GP[2] pin. Default function CLKOUT2. this GPIO, GP2EN GPEN register GP2DIR GPDIR register must properly configured. CLKOUT1 function applicable C6711/C6711B devices only. These pins apply C6711/C6711B devices only. C6711C/C6711D device different module Controller; therefore, PLLV, PLLG, PLLF pins necessary C6711C/C6711D device. C6711C/C6711D device, external interrupts (EXT_INT[7-4]) through general-purpose input/output (GPIO) module. When used interrupt inputs, GP[7-4] pins must configured inputs (via GPDIR register) enabled (via GPEN register) addition enabling interrupts interrupt enable register (IER).
Figure (DSP Core) Peripheral Signals
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
signal groups description (continued)
ED[31:0] EA[21:2] Data Memory Control Memory Space Select ECLKIN ECLKOUT ARE/SDCAS/SSADS AOE/SDRAS/SSOE AWE/SDWE/SSWE ARDY
Address Arbitration Byte Enables EMIF (External Memory Interface)
HOLD HOLDA BUSREQ
TOUT1 TINP1
Timer
Timer
TOUT0 TINP0
Timers
McBSP1
McBSP0
CLKX1 FSX1
Transmit
Transmit
CLKX0 FSX0
CLKR1 FSR1
Receive
Receive
CLKR0 FSR0
CLKS1
Clock
Clock
CLKS0
McBSPs (Multichannel Buffered Serial Ports)
proper C6711C/C6711D device operation, these pins must externally pulled with 10-k resistor.
Figure Peripheral Signals
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
signal groups description (continued)
GPIO
GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5) GP[4](EXT_INT4) CLKOUT2/GP[2]
General-Purpose Input/Output (GPIO) Port
Only C6711C/C6711D device supports general-purpose input/output (GPIO) port peripheral.
Figure Peripheral Signals (Continued)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
DEVICE CONFIGURATIONS
C6711/11B C6711C/C6711D devices, bootmode certain device configurations/peripheral selections determined device reset. C6711C/C6711D device only, other device configurations (e.g., EMIF input clock source) software-configurable device configurations register (DEVCFG) [address location 0x019C0200] after device reset.
device configurations device reset
Table describes C6711/11B/11C/11D device configuration pins, which internal external pullup/pulldown resistors through data pins (HD[4:3], HD8, HD12 [11D only]) CLKMODE0 pin. These configuration pins must desired state until reset released. proper device operation C6711, C6711B, C6711C devices, oppose internal pulldowns/pullups [15:9, pins with external pullups/pulldowns driving them reset. proper device operation C6711D device, oppose internal pulldowns/pullups [14, 11:9, pins with external pullups/pulldowns driving them reset. more details these device configuration pins, Terminal Functions table this data sheet.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Table Device Configurations Pins Device Reset (HD[4:3], HD8, HD12 [11D only], CLKMODE0)
CONFIGURATION FUNCTIONAL DESCRIPTION EMIF Endian mode correctness (EMIFBE) [C6711D only] EMIF data will always presented ED[7:0] side bus, regardless endianess mode (Little/Big Endian). Little Endian mode (HD8 =1), 8-bit 16-bit EMIF data will present ED[7:0] side bus. Endian mode (HD8 =0), 8-bit 16-bit EMIF data will present ED[31:24] side [default]. EMIF Endian mode correctness supported C6711/11B/11C device. proper C6711/11B/11C device operation, oppose internal pullup (IPU) resistor this pin. This functionality does affect systems using current default value HD12=1. more detailed information endian mode correctness, EMIF Endian Mode Correctness [C6711D Only] portion this data sheet. Device Endian mode (LEND) System operates Endian mode System operates Little Endian mode (default) Bootmode Configuration Pins (BOOTMODE) width 32-bit, boot/Emulation boot width 8-bit, Asynchronous external boot with default timings (default mode) width 16-bit, Asynchronous external boot with default timings width 32-bit, Asynchronous external boot with default timings more detailed information these bootmode configurations, bootmode section this data sheet. C6711 C6711B devices, clock mode select Bypass mode (x1). clock CLKIN mode (x4). clock CLKIN [default] CLKMODE0 C6711C C6711D devices, clock generator input clock source select Reserved. use. CLKIN square wave [default] proper C6711C/C6711D device operation, this must either left unconnected externally pulled with resistor. other pins [15:9, 7:5, 2:0] (for 11/11B/11C) [15:13, 11:9, 7:5, 2:0] (for 11D)] have pullups/pulldowns (IPUs IPDs). proper device operation [15:9, (for 11/11B/11C) [14, 11:9, (for 11D), oppose these pins with external pullups/pulldowns reset; however, HD[6, (for 11/11B/11C) HD[15, (for 11D) pins opposed driven during reset. C6711C/11D, ensure proper logic level during reset when these pins both routed 3-stated driven, recommended external 10-k pullup/pulldown resistor included sustain IPU/IPD, respectively.
HD12
HD[4:3] (BOOTMODE)
C19,
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
DEVICE CONFIGURATIONS (CONTINUED) DEVCFG register description [C6711C/C6711D only]
device configuration register (DEVCFG) allows user control EMIF input clock source C6711C/C6711D device only. more detailed information DEVCFG register control bits, Table Table Table Device Configuration Register (DEVCFG) [Address location: 0x019C0200 0x019C02FF]
Reserved RW-0 Reserved RW-0 Legend: Read/Write; value after reset write non-zero values these locations. EKSRC R/W-0 Reserved R/W-0
Table Device Configuration (DEVCFG) Register Selection Descriptions
31:5 NAME Reserved DESCRIPTION Reserved. write non-zero values these locations. EMIF input clock source bit. Determines which clock signal used EMIF input clock. SYSCLK3 (from clock generator) EMIF input clock source (default) ECLKIN external EMIF input clock source Reserved. write non-zero values these locations.
EKSRC
Reserved
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
TERMINAL FUNCTIONS
terminal functions table identifies external signal names, associated (ball) numbers along with mechanical package designator, type O/Z, I/O/Z), whether internal pullup/pulldown resistors functional description. more detailed information device configuration, Device Configurations section this data sheet.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions
SIGNAL NAME TYPE IPD/ CLOCK/PLL CLKIN Clock Input Clock output device speed [C6711/11B only] CLK1EN EMIF GBLCTL register controls CLKOUT1 pin. CLK1EN CLKOUT1 disabled CLK1EN CLKOUT1 enabled clock [default] Clock output half device speed [C6711/11B only] C6711C/11D devices, CLKOUT2 multiplexed with GP[2] pin. Clock output half device speed (O/Z) [default] (SYSCLK2 internal signal from clock generator) this programmed GP[2] (I/O/Z). When CLKOUT2 enabled, CLK2EN EMIF global control register (GBLCTL) controls CLKOUT2 (All devices). CLK2EN CLKOUT2 disabled CLK2EN CLKOUT2 enabled clock [default] CLKOUT3 Clock output programmable OSCDIV1 register controller. [11C/11D] Clock mode select [C6711/11B] Bypass mode (x1). clock CLKIN mode (x4). clock CLKIN [default] CLKMODE0 Clock generator input clock source select [C6711C/C6711D] Reserved. use. CLKIN square wave [default] proper C6711C/11D device operation, this must either left unconnected externally pulled with resistor. analog connection low-pass filter [C6711/11B only] analog connection low-pass filter [C6711/11B only] low-pass filter connection external components bypass capacitor [C6711/11B only] Analog power (3.3 [C6711C/C6711D only] JTAG EMULATION TRST|| EMU5 EMU4 I/O/Z I/O/Z JTAG test-port mode select JTAG test-port data JTAG test-port data JTAG test-port clock JTAG test-port reset. IEEE 1149.1 JTAG compatibility, IEEE 1149.1 JTAG Compatibility Statement section this data sheet. Emulation Reserved future use, leave unconnected. Emulation Reserved future use, leave unconnected. DESCRIPTION
CLKOUT1
CLKOUT2 (/GP0[2])
PLLF PLLHV
EMU3 I/O/Z Emulation Reserved future use, leave unconnected. Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.] PLLV PLLG part external voltage supply ground. CLOCK/PLL documentation information connect these pins [C6711/11B only]. C6711C/11D, ensure proper logic level during reset when these pins both routed 3-stated driven, recommended external 10-k pullup/pulldown resistor included sustain IPU/IPD, respectively.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME TYPE IPD/ JTAG EMULATION (CONTINUED) EMU2 I/O/Z Emulation Reserved future use, leave unconnected. Emulation [1:0] pins [C6711/C6711B]. C6711/C6711B devices, EMU0 EMU1 pins internally pulled with 30-k resistors. Emulation normal operation, external pullup/pulldown resistors necessary. However Boundary Scan operation, pull down EMU1 EMU0 pins with dedicated resistor. Emulation [1:0] pins [C6711C/C6711D]. Select device functional mode operation EMU[1:0] Operation Boundary Scan/Functional Mode (see Note) Reserved Reserved Emulation/Functional Mode [default] (see IEEE 1149.1 JTAG Compatibility Statement section this data sheet) placed Functional mode when EMU[1:0] pins configured either Boundary Scan Emulation. Note: When EMU[1:0] pins configured Boundary Scan mode, internal pulldown (IPD) TRST signal must opposed order operate Functional mode. Boundary Scan mode drive EMU[1:0] RESET pins [C6711C/11D]. RESETS INTERRUPTS RESET Device reset. When using Boundary Scan mode C6711C/C6711D device, drive EMU[1:0] RESET pins low. C6711D device, this does have IPU." Nonmaskable interrupt Edge-driven (rising edge) noise trigger interrupt; therefore, used, recommended that grounded versus relying IPD. External interrupts [C6711/11B] Edge-driven Polarity independently selected External Interrupt Polarity Register bits (EXTPOL.[3:0]) EXT_INT5 EXT_INT4 General-purpose input/output pins (I/O/Z) which also function external interrupts [C6711C/C6711D only] Edge-driven Polarity independently selected External Interrupt Polarity Register bits (EXTPOL.[3:0]), addition GPIO registers. DESCRIPTION
EMU1 EMU0
I/O/Z
EXT_INT7 EXT_INT6
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME I/O/Z HD4|| HD3|| HDS1 Other pins [15:9, 7:5, 2:0] (for 11/11B/11C) [15:13, 11:9, 7:5, 2:0] (for 11D)] have pullups/pulldowns (IPUs/IPDs). proper device operation HD[15:9, 11/11B/11C HD[14, 11:9, 11D, oppose these pins with external IPUs/IPDs reset; however, HD[6, 11/11B/11C HD[15, pins opposed driven during reset. more details, Device Configurations section this data sheet. Host address strobe Host chip select Host data strobe Boot mode (HD[4:3]) width 32-bit, boot/Emulation boot width 8-bit, Asynchronous external boot with default timings (default mode) width 16-bit, Asynchronous external boot with default timings width 32-bit, Asynchronous external boot with default timings TYPE IPD/ HOST-PORT INTERFACE (HPI) HINT HCNTL1 HCNTL0 HHWIL HR/W HD15 HD14|| HD13|| HD12|| HD11 HD10 HD8|| EMIF Endian mode correctness supported C6711/11B/11C device. proper C6711/11B/11C device operation, oppose internal pullup (IPU) resistor this pin. This functionality does affect systems using current default value HD12=1. more detailed information endian mode correctness, EMIF Endian Mode Correctness [C6711D Only] portion this data sheet. Host interrupt (from host) Host control selects between control, address, data registers Host control selects between control, address, data registers Host half-word select first second half-word (not necessarily high order) Host read write select Host-port data Used transfer data, address, control Also controls initialization modes reset pullup/pulldown resistors Device Endian mode (HD8) Endian Little Endian EMIF Endian mode correctness (EMIFBE) (HD12) [C6711D only] EMIF data will always presented ED[7:0] side bus, regardless endianess mode (Little/Big Endian). Little Endian mode (HD8 =1), 8-bit 16-bit EMIF data will present ED[7:0] side bus. Endian mode (HD8 =0), 8-bit 16-bit EMIF data will present ED[31:24] side [default]. DESCRIPTION
EMIF CONTROL SIGNALS COMMON TYPES MEMORY# HDS2 Host data strobe Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.] maintain signal integrity EMIF signals, serial termination resistors should inserted into EMIF output signal lines. C6711C/11D, ensure proper logic level during reset when these pins both routed 3-stated driven, recommended external 10-k pullup/pulldown resistor included sustain IPU/IPD, respectively.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME TYPE IPD/ DESCRIPTION
EMIF CONTROL SIGNALS COMMON TYPES MEMORY# (CONTINUED) HRDY HOLDA HOLD BUSREQ ECLKIN Byte-enable control Decoded from lowest bits internal address Byte-write enables most types memory directly connected SDRAM read write mask signal (SDQM) EMIF ARBITRATION# Hold-request-acknowledge host Hold request from host request output External EMIF input clock source EMIF output clock (based ECLKIN) [C6711/11B] EMIF output clock depends EKSRC (DEVCFG.[4]) EKEN (GBLCTL.[5]). [C6711C/C6711D only] EKSRC ECLKOUT based internal SYSCLK3 signal from clock generator (default). EKSRC ECLKOUT based external EMIF input clock source (ECLKIN) EKEN EKEN ARE/SDCAS/ SSADS AOE/SDRAS/ SSOE AWE/SDWE/ SSWE ECLKOUT held ECLKOUT enabled clock (default) Memory space enables Enabled bits through word address Only asserted during external data access Host ready (from host)
EMIF ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL#
ECLKOUT
Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable
ARDY Asynchronous memory ready input Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.] maintain signal integrity EMIF signals, serial termination resistors should inserted into EMIF output signal lines.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME EMIF DATA# ED31 ED30 ED29 ED28 ED27 ED26 ED25 ED24 ED23 ED22 ED21 ED20 I/O/Z External data EMIF external address TYPE IPD/ EMIF ADDRESS# EA21 EA20 EA19 EA18 EA17 EA16 EA15 EA14 EA13 EA12 EA11 EA10 DESCRIPTION
ED19 Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.] maintain signal integrity EMIF signals, serial termination resistors should inserted into EMIF output signal lines.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME TIMER TOUT1 TINP1 TOUT0 TINP0 Timer general-purpose output Timer general-purpose input TIMER Timer general-purpose output Timer general-purpose input External clock source opposed internal) C6711C/11D device, this does have internal pulldown (IPD). proper C6711C/11D device operation, CLKS1 should either driven externally times pulled with 10-k resistor valid logic level. Because common some 3-state their outputs times, 10-k pullup resistor desirable even when external device driving pin. Receive clock I/O/Z External data TYPE IPD/ EMIF DATA (CONTINUED)# ED18 ED17 ED16 ED15 ED14 ED13 ED12 ED11 ED10 DESCRIPTION
MULTICHANNEL BUFFERED SERIAL PORT (McBSP1)
CLKS1
CLKR1
I/O/Z
CLKX1 I/O/Z Transmit clock Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.] maintain signal integrity EMIF signals, serial termination resistors should inserted into EMIF output signal lines.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME TYPE IPD/ DESCRIPTION
MULTICHANNEL BUFFERED SERIAL PORT (McBSP1) (CONTINUED) Receive data C6711C/11D device, this does have internal pullup (IPU). proper C6711C/11D device operation, should either driven externally times pulled with 10-k resistor valid logic level. Because common some 3-state their outputs times, 10-k pullup resistor desirable even when external device driving pin. Transmit data Receive frame sync Transmit frame sync External clock source opposed internal) Receive clock Transmit clock Receive data Transmit data Receive frame sync Transmit frame sync Clock output half device speed [C6711/11B only] C6711C/11D device, CLKOUT2 multiplexed with GP[2] pin. Clock output half device speed (O/Z) [default] (SYSCLK2 internal signal from clock generator) this programmed GP[2] (I/O/Z). When CLKOUT2 enabled, CLK2EN EMIF global control register (GBLCTL) controls CLKOUT2 (All devices). CLK2EN CLKOUT2 disabled CLK2EN CLKOUT2 enabled clock [default] GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5) GP[4](EXT_INT4) I/O/Z External interrupts [C6711/11B only] Edge-driven Polarity independently selected External Interrupt Polarity Register bits (EXTPOL.[3:0]) General-purpose input/output pins (I/O/Z) which also function external interrupts [C6711C/11D only] Edge-driven Polarity independently selected External Interrupt Polarity Register bits (EXTPOL.[3:0]), addition GPIO registers.
FSR1 FSX1 CLKS0 CLKR0 CLKX0 FSR0 FSX0
I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z
MULTICHANNEL BUFFERED SERIAL PORT (McBSP0)
GENERAL-PURPOSE INPUT/OUTPUT (GPIO) MODULE [C6711C/C6711D ONLY]
CLKOUT2/ GP[2]
I/O/Z
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME TYPE IPD/ RESERVED TEST Reserved (leave unconnected, connect power ground). Only C6711/11B devices have internal pullup (IPU) this pin. C6711C/11D device, this does have IPU. Only C6711/11B devices have internal pullups (IPUs). C6711/11B, reserved (leave unconnected, connect power ground). C6711C/11D device, this does have IPU. proper C6711C/11D device operation, must externally pulled down with 10-k resistor. Reserved (leave unconnected, connect power ground) Reserved (leave unconnected, connect power ground) Reserved (leave unconnected, connect power ground) Reserved (leave unconnected, connect power ground) [C6711/11B] Reserved. proper C6711C/11D device operation, this must externally pulled with 10-k resistor. Reserved. proper C6711C/11D device operation, this must externally pulled with 10-k resistor. Reserved (leave unconnected, connect power ground) Reserved (leave unconnected, connect power ground) Reserved (leave unconnected, connect power ground) DESCRIPTION
Reserved (leave unconnected, connect power ground) Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) C6711/11B, Internal pulldown, Internal pullup. pull signal opposite supply rail, resistor should used.) C6711C/11D, Internal pulldown, Internal pullup. oppose supply rail these IPD/IPU signal pins, external pullup pulldown resistors greater than respectively.]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME DVDD CVDD Note: This value compatible with existing 1.26V designs. 1.4-V supply voltage (C6711D-250) 1.20-V supply voltage (C6711C/C6711D) [See Note] 1.8-V supply voltage (C6711B/C6711-100) 1.9-V supply voltage (C6711-150) (see power-supply decoupling portion this data sheet) 3.3-V supply voltage (see power-supply decoupling portion this data sheet) TYPE SUPPLY VOLTAGE PINS DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME CVDD Ground pins Note: This value compatible with existing 1.26V designs. GROUND PINS 1.4-V supply voltage (C6711D-250) 1.20-V supply voltage (C6711C/C6711D) [See Note] 1.8-V supply voltage (C6711B/C6711-100) 1.9-V supply voltage (C6711-150) (see power-supply decoupling portion this data sheet) TYPE DESCRIPTION SUPPLY VOLTAGE PINS (CONTINUED)
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME Ground pinsk center thermal balls (J9-J12, K9-K12, L9-L12, M9-M12) [shaded] tied ground both electrical grounds thermal relief (thermal dissipation). TYPE GROUND PINS (CONTINUED) DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter) Shaded numbers denote center thermal balls package [C6711C/C6711D only].
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Terminal Functions (Continued)
SIGNAL NAME Ground pins TYPE GROUND PINS (CONTINUED) DESCRIPTION
Input, Output, High impedance, Supply voltage, Ground, Analog signal (PLL Filter)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
development support
offers extensive line development tools TMS320C6000 platform, including tools evaluate performance processors, generate code, develop algorithm implementations, fully integrate debug software hardware modules. following products support development C6000 DSP-based applications: Software Development Tools: Code Composer Studio Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS), which provides basic run-time target software needed support application. Hardware Development Tools: Extended Development System (XDS) Emulator (supports C6000 multiprocessor system debug) (Evaluation Module) complete listing development-support tools TMS320C6000 platform, visit Texas Instruments site Worldwide http://www.ti.com uniform resource locator (URL). information pricing availability, contact nearest field sales office authorized distributor.
Code Composer Studio, DSP/BIOS, trademarks Texas Instruments.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
device support
device development-support tool nomenclature designate stages product development cycle, assigns prefixes part numbers devices support tools. Each commercial family member three prefixes: TMX, TMP, TMS. (e.g., TMS320C6711DGDP250). Texas Instruments recommends three possible prefix designators support tools: TMDX TMDS. These prefixes represent evolutionary stages product development from engineering prototypes (TMX TMDX) through fully qualified production devices/tools (TMS TMDS). Device development evolutionary flow: Experimental device that necessarily representative final device's electrical specifications. Final silicon that conforms device's electrical specifications completed quality reliability verification. Fully qualified production device.
Support tool development evolutionary flow: TMDX Development-support product that completed Texas Instruments internal qualification testing. Fully qualified development-support product.
TMDS
devices TMDX development-support tools shipped against following disclaimer: "Developmental product intended internal evaluation purposes." devices TMDS development-support tools have been characterized fully, quality reliability device have been demonstrated fully. TI's standard warranty applies. Predictions show that prototype devices (TMX TMP) have greater failure rate than standard production devices. Texas Instruments recommends that these devices used production system because their expected end-use failure rate still undefined. Only qualified production devices used. device nomenclature also includes suffix with device family name. This suffix indicates package type (for example, GDP), temperature range (for example, blank default commercial temperature range extended temperature range), device speed range megahertz (for example, -167 MHz). package, like package, 272-ball plastic only with Pb-free balls. device part numbers further ordering information TMS320C6711/11B C6711C/11D GFN, GDP, package types, website (http://www.ti.com) contact your sales representative.
TMS320 trademark Texas Instruments.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
device development-support tool nomenclature (continued)
PREFIX Experimental device Prototype device Qualified device MIL-PRF-38535, High (non-38535) 6711D DEVICE SPEED RANGE
DEVICE FAMILY TMS320 family
TEMPERATURE RANGE (DEFAULT: 90°C) Blank 90°C, commercial temperature -40°C 105°C, extended temperature PACKAGE 272-pin plastic 256-pin plastic 352-pin plastic 352-pin plastic 352-pin plastic 384-pin plastic 340-pin plastic 384-pin plastic 352-pin plastic 532-pin plastic 288-pin plastic MicroStar BGAt 208-pin PowerPADt plastic 272-pin plastic BGA, with Pb-free soldered balls DEVICE C6000 DSPs: C6201 C6202 C6202B C6203B C6204 C6205 C6211
TECHNOLOGY CMOS
C6211B C6411 C6412 C6414 C6415 C6416 DM640
DM641 DM642 C6701 C6711 C6711B C6711C C6711D
C6712 C6712C C6712D C6713 C6713B
Ball Grid Array Quad Flatpack mechanical package designator represents version with Pb-Free soldered balls. actual device part numbers (P/Ns) ordering information, Mechanical Data section this document website (www.ti.com).
Figure TMS320C6000 Device Nomenclature (Including TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D Devices)
MicroStar PowerPAD trademarks Texas Instruments.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
documentation support Extensive documentation supports TMS320 family generations devices from product announcement through applications development. types documentation available include: data sheets, such this document, with design specifications; complete user's reference guides devices tools; technical briefs; development-support tools; on-line help; hardware software applications. following brief, descriptive list support documentation specific C6000 devices: TMS320C6000 Instruction Reference Guide (literature number SPRU189) describes C6000 (DSP core) architecture, instruction set, pipeline, associated interrupts. TMS320C6000 Peripherals Overview Reference Guide [hereafter referred C6000 Overview] (literature number SPRU190) provides overview briefly describes functionality peripherals available C6000 platform devices. This document also includes table listing peripherals available C6000 devices along with literature numbers hyperlinks associated peripheral documents. These C6711C/C6711D peripherals, except PLL, similar peripherals TMS320C6711 TMS320C64x devices; therefore, TMS320C6711 (C6711 C67x) peripheral information, some cases, where indicated, TMS320C6711 (C6711 TMS320C67x C67x) peripheral information, some cases, where indicated, C64x information C6000 Overview (literature number SPRU190). TMS320C6000 Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide (literature number SPRU233) describes functionality peripheral available C6711C/11D device. TMS320C6000 Technical Brief (literature number SPRU197) gives introduction TMS320C62x/TMS320C67x devices, associated development tools, third-party support. Migrating from TMS320C6211B/6711B TMS320C6711C application report (literature number SPRA837) describes differences issues interest related migration from Texas Instruments TMS320C6211, TMS320C6211B, TMS320C6711, TMS320C6711B devices, packages, TMS320C6711C device, package. Digital Signal Processors Silicon Errata (C6711 Silicon Revisions 1.0, 1.2, 1.3; C6711B Silicon Revisions 2.1; C6711C Silicon Revision 1.1; C6711D Silicon Revision 2.0) [literature number SPRZ173K later] categorizes describes known exceptions functional specifications usage notes TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D devices. TMS320C6713/12C/11C Power Consumption Summary application report (literature number SPRA889) discusses power consumption user applications with TMS320C6713, TMS320C6712C, TMS320C6711C devices. Using IBIS Models Timing Analysis application report (literature number SPRA839) describes properly IBIS models attain accurate timing analysis given system. tools support documentation electronically available within Code Composer Studio Integrated Development Environment (IDE). complete listing C6000 latest documentation, visit Texas Instruments site Worldwide http://www.ti.com uniform resource locator (URL). Worldwide application reports Begin Development Today with TMS320C6211 (literature number SPRA474) Begin Development with TMS320C6711 (literature number SPRA522), which describe more detail similarities/differences between C6211 C6711 C6000 devices.
TMS320C62x trademark Texas Instruments.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
register description
control status register (CSR) contains Revision (bits 16-31) well status device power-down modes [PWRD field (bits 15-10)], program data cache control modes, endian (EN, global interrupt enable (GIE, previous (PGIE, Figure Table identify fields register. more detailed information fields register, TMS320C6000 Peripherals Overview Reference Guide (literature number SPRU190) TMS320C6000 Instruction Reference Guide (literature number SPRU189).
REVISION R-0x02 [C6711/11B] R-0x03 [C6711C/11D]
R-0x02
PWRD
R/W-0
R/C-0
R/W-0
R/W-0
PGIE R/W-0
R/W-0
Legend: Readable instruction, Readable/Writeable instruction; Read/write; value after reset, undefined value after
reset, Clearable instruction
Figure Control Status Register (CPU CSR)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
register description (continued)
Table Register Field Description
31:24 23:16 NAME REVISION DESCRIPTION Read only. Identifies which used defines silicon revision CPU. REVISION (31:16) combined value 0x0202 C6711/11B 0x0203 C6711C/11D Control power-down modes. values always read zero. 000000 001001 010001 011010 011100 Others power-down (default) PD1, wake-up enabled interrupt PD1, wake-up enabled enabled interrupt PD2, wake-up device reset PD3, wake-up device reset Reserved
15:10
PWRD
Saturate bit. when unit performs saturate. This cleared only instruction only functional unit. functional unit priority over clear instruction) they occur same cycle. saturate full cycle (one delay slot) after saturate occurs. This will modified conditional instruction whose condition false. Endian bit. This read-only. Depicts device endian mode. Endian mode. Little Endian mode [default]. Program Cache control mode. L1D, Level Program Cache 000/010 Cache Enabled Cache accessed updated reads. other values reserved. Data Cache control mode. L1D, Level Data Cache 000/010 Cache Enabled 2-Way Cache other values reserved Previous (global interrupt enable); saves Global Interrupt Enable (GIE) when interrupt taken. Allows proper nesting interrupts.
PGIE Previous value (default) Previous value Global interrupt enable bit. Enables disables interrupts except reset interrupt (nonmaskable interrupt).
Disables interrupts (except reset interrupt NMI) [default] Enables interrupts (except reset interrupt NMI)
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
cache configuration (CCFG) register description (11D)
C6711D device includes enhancement cache configuration (CCFG) register. (CCFG.31) allows programmer select priority accesses memory originating from transfer crossbar (TC) over accesses originating from memory system. important class accesses EDMA transfers, which move data from memory. While EDMA normally issue accessing memory high rates memory system, there pathological cases where certain behavior could block EDMA from accessing memory long enough cause missed deadline when transferring data peripheral such McASP McBSP. This avoided setting because EDMA will assume higher priority than memory system when accessing memory. more detailed information P-bit function silicon advisories concerning EDMA memory accesses blocked, Digital Signal Processors Silicon Errata (literature number SPRZ173K later).
Reserved 0000 L2MODE R/W-000
R/W-0
Reserved
Legend: Readable; Readable/Writeable; value after reset; undefined value after reset Unlike C6711/11B/11C devices, C6711D device includes bit.
Figure Cache Configuration Register (CCFG) Table CCFG Register Field Description
30:10 NAME Reserved DESCRIPTION requestor priority bit. requests higher priority than requests requests higher priority than requests Reserved. Read-only, writes have effect. Invalidate bit. Normal operation lines invalidated Invalidate bit. Normal operation lines invalidated Reserved. Read-only, writes have effect. operation mode bits (L2MODE). 000b 001b 010b 011b 111b others Cache disabled (All SRAM mode) [64K SRAM] 1-way Cache (16K Cache) [48K SRAM] 2-way Cache (32K Cache) [32K SRAM] 3-way Cache (48K Cache) [16K SRAM] 4-way Cache (64K Cache) SRAM] Reserved
Reserved
L2MODE
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
interrupt sources interrupt selector [C6711/11B only]
C67x core C6711/C6711B device supports prioritized interrupts, which listed Table highest-priority interrupt INT_00 (dedicated RESET) while lowest-priority interrupt INT_15. first four interrupts (INT_00-INT_03) non-maskable fixed. remaining interrupts (INT_04-INT_15) maskable default interrupt source specified Table interrupt source interrupts 4-15 programmed modifying selector value (binary value) corresponding fields Interrupt Selector Control registers: MUXH (address 0x019C0000) MUXL (address 0x019C0004). Table C6711/C6711B Interrupts
INTERRUPT NUMBER INT_00 INT_01 INT_02 INT_03 INT_04 INT_05 INT_06 INT_07 INT_08 INT_09 INT_10 INT_11 INT_12 INT_13 INT_14 INT_15 INTERRUPT SELECTOR CONTROL REGISTER MUXL[4:0] MUXL[9:5] MUXL[14:10] MUXL[20:16] MUXL[25:21] MUXL[30:26] MUXH[4:0] MUXH[9:5] MUXH[14:10] MUXH[20:16] MUXH[25:21] MUXH[30:26] SELECTOR VALUE (BINARY) 00100 00101 00110 00111 01000 01001 00011 01010 01011 00000 00001 00010 01100 01101 01110 01111 10000 11111 INTERRUPT EVENT RESET Reserved Reserved EXT_INT4 EXT_INT5 EXT_INT6 EXT_INT7 EDMA_INT Reserved SD_INT Reserved Reserved DSP_INT TINT0 TINT1 XINT0 RINT0 XINT1 RINT1 Reserved Reserved. use. Reserved. use. External interrupt External interrupt External interrupt External interrupt EDMA channel through interrupt None, programmable EMIF SDRAM timer interrupt None, programmable None, programmable Host-port interface (HPI)-to-DSP interrupt Timer interrupt Timer interrupt McBSP0 transmit interrupt McBSP0 receive interrupt McBSP1 transmit interrupt McBSP1 receive interrupt Reserved. use. INTERRUPT SOURCE
Interrupts INT_00 through INT_03 non-maskable fixed. Interrupts INT_04 through INT_15 programmable modifying binary selector values Interrupt Selector Control registers fields. Table shows default interrupt sources interrupts INT_04 through INT_15. more detailed information interrupt sources selection, TMS320C6000 Interrupt Selector Reference Guide (literature number SPRU646).
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
interrupt sources interrupt selector [11C/11D only]
C67x core C6711C/C6711D supports prioritized interrupts, which listed Table highest priority interrupt INT_00 (dedicated RESET) while lowest priority INT_15. first four interrupts non-maskable fixed. remaining interrupts (4-15) maskable default interrupt source listed Table However, their interrupt source reprogrammed sources listed Table (Interrupt Selector). Table lists selector value corresponding each alternate interrupt sources. selector choice interrupts 4-15 made programming corresponding fields (listed Table MUXH (address 0x019C0000) MUXL (address 0x019C0004) registers. Table Interrupts [C6711C/C6711D]
INTERRUPT NUMBER INT_00 INT_01 INT_02 INT_03 INT_04 INT_05 INT_06 INT_07 INT_08 INT_09 INT_10 INT_11 INT_12 INT_13 INT_14 INT_15 INTERRUPT SELECTOR CONTROL REGISTER MUXL[4:0] MUXL[9:5] MUXL[14:10] MUXL[20:16] MUXL[25:21] MUXL[30:26] MUXH[4:0] MUXH[9:5] MUXH[14:10] MUXH[20:16] MUXH[25:21] MUXH[30:26] DEFAULT SELECTOR VALUE (BINARY) 00100 00101 00110 00111 01000 01001 00011 01010 01011 00000 00001 00010 DEFAULT INTERRUPT EVENT RESET Reserved Reserved GPINT4 GPINT5 GPINT6 GPINT7 EDMAINT EMUDTDMA SDINT EMURTDXRX EMURTDXTX DSPINT TINT0 TINT1
Table Interrupt Selector [11C/11D]
INTERRUPT SELECTOR VALUE (BINARY) 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 INTERRUPT EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 EDMAINT EMUDTDMA EMURTDXRX EMURTDXTX XINT0 RINT0 XINT1 RINT1 GPINT0 MODULE
Timer Timer EMIF GPIO GPIO GPIO GPIO EDMA Emulation Emulation Emulation McBSP0 McBSP0 McBSP1 McBSP1 GPIO
Interrupt Events GPINT4, GPINT5, GPINT6, GPINT7 outputs from GPIO module (GP). They originate from device pins GP[4](EXT_INT4), GP[5](EXT_INT5), GP[6](EXT_INT6), GP[7](EXT_INT7). These pins used edge-sensitive EXT_INTx with polarity controlled External Interrupt Polarity Register (EXTPOL.[3:0]). corresponding pins must first enabled GPIO module setting corresponding enable bits Enable Register (GPEN.[7:4]), configuring them inputs Direction Register (GPDIR.[7:4]). These interrupts controlled through GPIO module addition simple EXTPOL.[3:0] bits. more information interrupt control GPIO module, TMS320C6000 General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584). [C6711C/C6711D only].
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
EDMA channel synchronization events [C6711/11B only]
C67x EDMA C6711/C6711B device supports EDMA channels. Four sixteen channels (channels 8-11) reserved EDMA chaining, leaving EDMA channels available service peripheral devices. Table lists source synchronization events associated with each programmable EDMA channels. C6711/11B, association event channel fixed; each EDMA channels specific event associated with more detailed information EDMA module, associated channels, event-transfer chaining, TMS320C6000 Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRU234). Table TMS320C6711/C6711B EDMA Channel Synchronization Events
EDMA CHANNEL EVENT NAME DSP_INT TINT0 TINT1 SD_INT EXT_INT4 EXT_INT5 EXT_INT6 EXT_INT7 EDMA_TCC8 EDMA_TCC9 EDMA_TCC10 EDMA_TCC11 XEVT0 REVT0 XEVT1 REVT1 EVENT DESCRIPTION Host-port interface (HPI)-to-DSP interrupt Timer interrupt Timer interrupt EMIF SDRAM timer interrupt External interrupt External interrupt External interrupt External interrupt EDMA transfer complete code (TCC) 1000b interrupt EDMA 1001b interrupt EDMA 1010b interrupt EDMA 1011b interrupt McBSP0 transmit event McBSP0 receive event McBSP1 transmit event
McBSP1 receive event EDMA channels through used transfer chaining only. more detailed information event-transfer chaining, TMS320C6000 Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRU234).
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
EDMA module EDMA selector [C6711C/11D only]
C67x EDMA C6711C/C6711D device also supports EDMA channels. Four sixteen channels (channels 8-11) reserved EDMA chaining, leaving EDMA channels available service peripheral devices. C6711C/C6711D device, user, through EDMA selector registers, control EDMA channels servicing peripheral devices. EDMA selector registers located addresses 0x01A0FF00 (ESEL0), 0x01A0FF04 (ESEL1), 0x01A0FF0C (ESEL3). These EDMA selector registers control mapping EDMA events EDMA channels. Each EDMA event assigned EDMA selector code (see Table 25). loading each EVTSELx register field with EDMA selector code, users desired EDMA event specified EDMA channel. Table lists default EDMA selector value each EDMA channel. Table Table EDMA Event Selector registers their associated descriptions.
Table EDMA Channels [C6711C/C6711D Only]
EDMA CHANNEL EDMA SELECTOR CONTROL REGISTER ESEL0[5:0] ESEL0[13:8] ESEL0[21:16] ESEL0[29:24] ESEL1[5:0] ESEL1[13:8] ESEL1[21:16] ESEL1[29:24] DEFAULT SELECTOR VALUE (BINARY) 000000 000001 000010 000011 000100 000101 000110 000111 DEFAULT EDMA EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 TCC8 (Chaining) TCC9 (Chaining) TCC10 (Chaining) TCC11 (Chaining) XEVT0 REVT0 XEVT1 REVT1
Table EDMA Selector [11C/11D Only]
EDMA SELECTOR CODE (BINARY) 000000 000001 000010 000011 000100 000101 000110 000111 001000 001001 001010 001011 001100 001101 001110 001111 010000-111111 XEVT0 REVT0 XEVT1 REVT1 Reserved GPINT2 Reserved McBSP0 McBSP0 McBSP1 McBSP1 EDMA EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 Reserved Reserved GPIO MODULE
TIMER0 TIMER1 EMIF GPIO GPIO GPIO GPIO
ESEL3[5:0] ESEL3[13:8] ESEL3[21:16] ESEL3[29:24]
001100 001101 001110 001111
GPINT[4-7] interrupt events sourced from GPIO module external interrupt capable GP[4-7] pins [11C/11D only].
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
EDMA module EDMA selector [C6711C/11D only] (continued)
Table EDMA Event Selector Registers (ESEL0, ESEL1, ESEL3) ESEL0 Register (0x01A0 FF00)
Reserved
EVTSEL3 R/W-00 0011b
Reserved
EVTSEL2 R/W-00 0010b
EVTSEL0
Reserved
EVTSEL1 R/W-00 0001b
Reserved
R/W-00 0000b
Legend: Read only, Read/Write; value after reset
ESEL1 Register (0x01A0 FF04)
Reserved
EVTSEL7 R/W-00 0111b
Reserved Reserved
EVTSEL6 R/W-00 0110b
EVTSEL4
Reserved
EVTSEL5 R/W-00 0101b
R/W-00 0100b
Legend: Read only, Read/Write; value after reset
ESEL3 Register (0x01A0 FF0C)
Reserved
EVTSEL15 R/W-00 1111b
Reserved
EVTSEL14 R/W-00 1110b
Reserved
EVTSEL13 R/W-00 1101b
Reserved
EVTSEL12 R/W-00 1100b
Legend: Read only, Read/Write; value after reset
Table EDMA Event Selection Registers (ESEL0, ESEL1, ESEL3) Description
31:30 23:22 15:14 NAME DESCRIPTION
Reserved
Reserved. Read-only, writes have effect.
EDMA event selection bits channel Allows mapping EDMA events EDMA channels. 29:24 21:16 13:8 EVTSEL0 through EVTSEL15 bits correspond channels respectively. These EVTSELx fields user-selectable. configuring EVTSELx fields EDMA selector value desired EDMA sync event number (see Table 25), users EDMA event EDMA channel. example, EVTSEL15 programmed 0001b (the EDMA selector code TINT0), then channel triggered Timer0 TINT0 events.
EVTSELx
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
clock [C6711/11B only]
internal C6711/11B clocks generated from single source through CLKIN pin. This source clock either drives PLL, which multiplies source clock frequency generate internal clock, bypasses become internal clock. generate clock, external filter circuit must properly designed. Figure shows external circuitry either (PLL bypass) multiply modes. Figure shows external circuitry system with ONLY (PLL bypass) mode. minimize clock jitter, single clean power supply should power both C6711/11B device external clock oscillator circuit. Noise coupling into PLLF will directly impact clock jitter. minimum CLKIN rise fall times should also observed. input clock timing requirements, input output clocks electricals section. Rise/fall times, duty cycles (high/low pulse durations), load capacitance external clock source must meet requirements this data sheet (see electrical characteristics over recommended ranges supply voltage operating case temperature table input output clocks electricals section). Table lists some examples compatible CLKIN external clock sources: Table Compatible CLKIN External Clock Sources [C6711/11B]
COMPATIBLE PARTS EXTERNAL CLOCK SOURCES (CLKIN) PART NUMBER JITO-2 series, ST4100 series Oscillators SG-636
3.3V PLLV Filter
MANUFACTURER Electronix SaRonix Corporation Epson America Corning Frequency Control Integrated Circuit Systems
ICS525-02
CLKMODE0 CLKIN CLKIN LOOP FILTER PLLMULT PLLCLK
Internal C6711/C6711B
CLOCK
Available Multiply Factors CLKMODE0 Multiply Factors x1(BYPASS) Clock Frequency f(CPUCLOCK) f(CLKIN) f(CLKIN) PLLG (For values, Table 29.) PLLF
NOTES: Keep lead length number vias between PLLF pin, PLLG pin, minimum. addition, place external components (R1, Filter) close C6000 device possible. best performance, recommends that external components single side board without jumpers, switches, components other than ones shown. reduced jitter, maximize spacing between switching signals external components (R1, filter). 3.3-V supply filter must from same 3.3-V power plane supplying voltage, DVDD. filter manufacturer: part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.
Figure External Circuitry Either Mode (Bypass) Mode [C6711/11B]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
clock [C6711/11B only] (continued)
3.3V PLLV CLKMODE0 Internal C6711/C6711B
PLLMULT PLLCLK
CLKIN
CLKIN LOOP FILTER
CLOCK
NOTES: system with ONLY (bypass) mode, short PLLF terminal PLLG terminal. 3.3-V supply filter must from same 3.3-V power plane supplying voltage, DVDD.
Figure External Circuitry (Bypass) Mode Only [C6711/11B] Table C6711/C6711B Component Selection
CLKIN RANGE (MHz) CLOCK FREQUENCY (CLKOUT1) RANGE (MHz) CLKOUT2 RANGE (MHz) [±1%] [±10%] (nF) [±10%] (pF) TYPICAL LOCK TIME (µs)
CLKMODE
16.3-41.6 65-167 32.5-83 60.4 Under some operating conditions, maximum lock time vary much 150% from specified typical value. example, typical lock time specified maximum value long
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
PLLG
PLLF
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only]
TMS320C6711C/C6711D includes flexible controller peripheral consisting prescaler (D0) four dividers (OSCDIV1, D3). controller able generate different clocks different parts system (i.e., core, Peripheral Data Bus, External Memory Interface, McASP, other peripherals). Figure illustrates PLL, controller, clock generator logic.
+3.3 filter
PLLHV
CLKMODE0 CLKIN PLLREF
DIVIDER
PLLOUT
PLLEN (PLL_CSR.[0])
DIVIDER
Reserved
D1EN (PLLDIV1.[15]) D0EN (PLLDIV0.[15])
OSCDIV1
DIVIDER
SYSCLK1 (DSP Core)
CLKOUT3 System
D2EN (PLLDIV2.[15])
DIVIDER
SYSCLK2 (Peripherals)
OD1EN (OSCDIV1.[15]) D3EN (PLLDIV3.[15]) ECLKIN (EMIF Clock Input)
SYSCLK3
EKSRC (DEVCFG.[4])
C6711C/C6711D DSPs
EMIF ECLKOUT
Dividers must never disabled. Never write D1EN D2EN bits PLLDIV1 PLLDIV2 registers. NOTES: Place external components (C1, Filter) close C67x device possible. best performance, recommends that external components single side board without jumpers, switches, components other than ones shown. reduced jitter, maximize spacing between switching signals external components (C1, Filter). 3.3-V supply filter must from same 3.3-V power plane supplying voltage, DVDD. filter manufacturer part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.
Figure Clock Generator Logic [C6711C/C6711D Only]
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only] (continued)
Reset Time amount wait time needed when resetting (writing PLLRST=1), order properly reset, before bringing reset (writing PLLRST Reset Time value, Table Lock Time amount time from when PLLRST with PLLEN (PLL reset, still bypassed) when PLLEN safely changed (switching from bypass path), Table Figure Under some operating conditions, maximum Lock Time vary from specified typical value. Lock Time values, Table Table Lock Reset Times (C6711C/C6711D only)
Lock Time Reset Time 187.5 UNIT
Table shows C6711C/C6711D device's CLKOUT signals, they derived what register control bits, default settings. more details PLL, Clock Generator Logic diagram (Figure 10). Table CLKOUT Signals, Default Settings, Control
CLOCK OUTPUT SIGNAL NAME CLKOUT2 CLKOUT3 DEFAULT SETTING (ENABLED DISABLED) (ENABLED) (ENABLED) CONTROL BIT(s) (Register) D2EN (PLLDIV2.[15]) CK2EN (EMIF GBLCTL.[3]) OD1EN (OSCDIV1.[15]) DESCRIPTION SYSCLK2 selected [default] Derived from CLKIN SYSCLK3 selected [default]. ECLKOUT (ENABLED); derived from SYSCLK3 EKSRC (DEVCFG.[4]) EKEN (EMIF GBLCTL.[5]) select ECLKIN source: EKSRC (DEVCFG.[4]) EKEN (EMIF GBLCTL.[5])
This input clock directly available internal high-frequency clock source that divided down programmable divider OSCDIV1 (/1, /32) output CLKOUT3 other system. Figure shows that input clock source divided down divider PLLDIV0 (/1, /32) then multiplied factor x25. Either input clock (PLLEN output (PLLEN then serves high-frequency reference clock rest system. core clock, peripheral clock, EMIF clock divided down from this high-frequency clock (each with unique divider) example, with 40-MHz input, output configured MHz, core operated (/2) while EMIF configured operate rate (/6). Note that there specific minimum maximum reference clock (PLLREF) output clock (PLLOUT) block labeled Figure well core, peripheral bus, EMIF. clock generator must configured exceed these constraints (certain combinations external clock input, internal dividers, multiply ratios might supported). Table clocks input output frequency ranges.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only] (continued)
Table Clock Frequency Ranges
CLOCK SIGNAL PLLREF (PLLEN PLLOUT SYSCLK1 SYSCLK3 (EKSRC GDPA-167 GDP-200 Device Speed (DSP Core) UNIT
SYSCLK2 rate must exactly half SYSCLK1. Also electrical specification (timing requirements switching characteristics parameters) Input Output Clocks section this data sheet.
EMIF itself clocked external reference clock ECLKIN generated on-chip SYSCLK3. SYSCLK3 derived from divider PLLOUT (see Figure Clock Generator Logic). EMIF clock selection programmable EKSRC DEVCFG register. settings multiplier each dividers clock generation block reconfigured software time. either input changes CLKMODE0, CLKIN, multiplier changed, then software must enter bypass first stay bypass until enough time lock (see electrical specifications). programming procedure, TMS320C6000 Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide (literature number SPRU233). SYSCLK2 internal clock source peripheral control. SYSCLK2 (Divider must programmed half SYSCLK1 rate. example, configured divide-by-2 mode (/2), then must programmed divide-by-4 mode (/4). SYSCLK2 also tied directly CLKOUT2 (see Figure 10). During programming transition Divider Divider (resulting SYSCLK1 SYSCLK2 output clocks, Figure 10), order programming PLLDIV1 PLLDIV2 registers must observed ensure that SYSCLK2 always runs half SYSCLK1 rate slower. example, divider ratios changed from (respectively) (respectively) then, PLLDIV2 register must programmed before PLLDIV1 register. transition ratios become /10; then /10. divider ratios changed from then, PLLDIV1 register must programmed before PLLDIV2 register. transition ratios, this case, become then final SYSCLK2 rate must exactly half SYSCLK1 rate. Note that Divider Divider must always enabled (i.e., D1EN D2EN bits PLLDIV1 PLLDIV2 registers). Controller registers should modified only emulation. should used directly access Controller registers. detailed information clock generator (PLL Controller registers) their associated software descriptions, Table through Table
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only] (continued)
PLLCSR Register (0x01B7 C100)
Reserved STABLE Reserved PLLRST RW-1 Reserved R/W-0 PLLPWRDN R/W-0b PLLEN RW-0
Reserved
Legend: Read only, Read/Write; value after reset
Table Control/Status Register (PLLCSR)
31:7 NAME Reserved STABLE Reserved PLLRST Reserved PLLPWRDN DESCRIPTION Reserved. Read-only, writes have effect. Oscillator Input Stable. This indicates OSCIN/CLKIN input stabilized. OSCIN/CLKIN input stable. Oscillator counter finished counting (default). OSCIN/CLKIN input stable. Reserved. Read-only, writes have effect. Asserts RESET Reset Released. Reset Asserted (default). Reserved. user must write this bit. Select Power Down Operational (default). Placed Power-Down State. Mode Enable Bypass Mode (default). disabled. Divider bypassed. SYSCLK1/SYSCLK2/SYSCLK3 divided down directly from input reference clock. Enabled. Divider bypassed. SYSCLK1/SYSCLK2/SYSCLK3 divided down from output.
PLLEN
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only] (continued)
PLLM Register (0x01B7 C110)
Reserved Reserved Legend: Read only, Read/Write; value after reset PLLM R/W-0 0111
Table Multiplier Control Register (PLLM)
31:5 NAME Reserved multiply mode [default 0111)]. 00000 Reserved 10000 00001 Reserved 10001 00010 Reserved 10010 00011 Reserved 10011 00100 10100 00101 10101 00110 10110 00111 10111 01000 11000 01001 11001 01010 11010 01011 11011 01100 11100 01101 11101 01110 11110 01111 11111 DESCRIPTION Reserved. Read-only, writes have effect. Reserved Reserved Reserved Reserved Reserved Reserved
PLLM
PLLM select values 00000 through 00011 11010 through 11111 supported.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/6711D only] (continued)
PLLDIV0, PLLDIV1, PLLDIV2, PLLDIV3 Registers (0x01B7 C114, 0x01B7 C118, 0x01B7 C11C, 0x01B7 C120, respectively)
Reserved Reserved PLLDIVx R/W-x xxxx
DxEN
R/W-1
Legend: Read only, Read/Write; value after reset Default values PLLDIV0, PLLDIV1, PLLDIV2, PLLDIV3 bits 0000), 0000), 0001), 0001), respectively.
CAUTION: should never disabled. should only disabled ECLKIN used.
Table Wrapper Divider Registers (Prescaler Divider Post-Scaler Dividers
31:16 NAME Reserved DESCRIPTION Reserved. Read-only, writes have effect. Divider Enable (where denotes through Divider Disabled. clock output. Divider Enabled (default). These divider-enable bits device-specific must enable. 14:5 Reserved Reserved. Read-only, writes have effect. Divider Ratio [Default values PLLDIV0, PLLDIV1, PLLDIV2, PLLDIV3 bits respectively]. 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111
DxEN
PLLDIVx
Note that SYSCLK2 must half rate SYSCLK1. Therefore, divider ratio must times slower than example, then must
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
controller [C6711C/C6711D only] (continued)
OSCDIV1 Register (0x01B7 C124)
Reserved Reserved OSCDIV1 R/W-0 0111
OD1EN
R/W-1
Legend: Read only, Read/Write; value after reset
OSCDIV1 register controls oscillator divider CLKOUT3. CLKOUT3 signal does through path. Table Oscillator Divider Register (OSCDIV1)
31:16 14:5 NAME Reserved OD1EN Reserved DESCRIPTION Reserved. Read-only, writes have effect. Oscillator Divider Enable. Oscillator Divider Disabled. Oscillator Divider Enabled (default). Reserved. Read-only, writes have effect. Oscillator Divider Ratio [default 0111)]. 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111
OSCDIV1
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
general-purpose input/output (GPIO) [11C/11D only]
GP[7:4, software-configurable GPIO pins, GPxEN bits Enable (GPEN) Register GPxDIR bits Direction (GPDIR) Register must properly configured. GPxEN GPxDIR GPxDIR GP[x] enabled GP[x] input GP[x] output
where represents through GPIO pins Figure shows GPIO enable bits GPEN register C6711C/C6711D device. pins general-purpose input/output functions, corresponding GPxEN must (enabled). Default values device-specific, refer Figure C6711C/C6711D default configuration.
Reserved R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0
Reserved R/W-0
Legend: Readable/Writeable; value after reset, undefined value after reset
Figure GPIO Enable Register (GPEN) [Hex Address: 01B0 0000] Figure shows GPIO direction bits GPDIR register. This register determines given GPIO input output providing corresponding GPxEN enabled (set "1") GPEN register. default, GPIO pins configured input pins.
Reserved R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
Reserved R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
Legend: Readable/Writeable; value after reset, undefined value after reset
Figure GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004] more detailed information general-purpose inputs/outputs (GPIOs), TMS320C6000 General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584).
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
power-down mode logic
Figure shows power-down mode logic C6711/11B/11C/11D.
CLKOUT1 CLKOUT2
Internal Clock Tree Clock Distribution Dividers
Clock
PowerDown Logic
PWRD Internal Peripherals
TMS320C6711/11B/11C/11D CLKIN RESET
External input clocks, with exception CLKOUT3 [11C/11D only] CLKIN, gated power-down mode logic. CLKOUT1 applicable C6711 C6711B devices only.
Figure Power-Down Mode Logic triggering, wake-up, effects power-down modes their wake-up methods programmed setting PWRD field (bits 15-10) control status register (CSR). PWRD field shown Figure described Table When writing CSR, bits PWRD field should same time. Logic should used when "writing" reserved (bit PWRD field. discussed detail TMS320C6000 Instruction Reference Guide (literature number SPRU189).
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Reserved R/W-0
Enable Non-Enabled Interrupt Wake R/W-0
Enabled Interrupt Wake R/W-0
R/W-0
R/W-0
R/W-0
Legend: R/W-x Read/write reset value NOTE: shadowed bits part power-down logic discussion therefore covered here. information these other fields register, TMS320C6000 Instruction Reference Guide (literature number SPRU189).
Figure PWRD Field Register delay nine clock cycles occur after instruction that sets PWRD bits before mode takes effect. best practice, NOPs should padded after PWRD bits account this delay. mode terminated non-enabled interrupt, program execution returns instruction where took effect. mode terminated enabled interrupt, interrupt service routine will executed first, then program execution returns instruction where took effect. case with enabled interrupt, NMIE interrupt enable register (IER) must also order interrupt service routine execute; otherwise, execution returns instruction where took effect upon mode termination enabled interrupt. modes only aborted device reset. Table summarizes power-down modes.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
Table Characteristics Power-Down Modes
PRWD FIELD (BITS 15-10) 000000 001001 010001 POWER-DOWN MODE power-down WAKE-UP METHOD Wake enabled interrupt Wake enabled non-enabled interrupt EFFECT CHIP'S OPERATION halted (except interrupt logic) Power-down mode blocks internal clock inputs boundary CPU, preventing most CPU's logic from switching. During PD1, EDMA transactions proceed between peripherals internal memory. Output clock from halted, stopping internal clock structure from switching resulting entire chip being halted. register internal contents preserved. functional "freeze" last state when clock turned off. Input clock stops generating clocks. register internal contents preserved. functional "freeze" last state when clock turned off. Following reset, needs time re-lock, just does following power-up. Wake-up from takes longer than wake-up from because needs re-locked, just does following power-up.
011010
Wake device reset
011100
Wake device reset
others Reserved When entering PD3, functional remains previous state. However, peripherals which asynchronous nature peripherals with external clock source, output signals transition response stimulus inputs. Under these conditions, peripherals will operate according specifications.
C6711D silicon revision C6711C silicon revision 1.1, device includes programmable which allows software control bypass PLLEN PLLCSR register. With this enhanced functionality come some additional considerations when entering power-down modes. power-down modes (PD2 PD3) function disabling stop clocks device. However, bypassed (PLLEN device will still receive clocks from external clock input (CLKIN). Therefore, bypassing makes power-down modes ineffective. Make sure that enabled writing PLLEN (PLLCSR.0) before writing either (CSR.11) (CSR.10) enter power-down mode.
power-supply sequencing
DSPs require specific power sequencing between core supply supply. However, systems should designed ensure that neither supply powered extended periods time second) other supply below proper operating voltage. system-level design considerations System-level design considerations, such contention, require supply sequencing implemented. this case, C6711/11B, core supply should powered same time prior (and powered down after) buffers. C6711C/11D, core supply should powered prior (and powered down after) buffers. This ensure that buffers receive valid inputs from core before output buffers powered thus, preventing contention with other chips board.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
power-supply design considerations dual-power supply with simultaneous sequencing used eliminate delay between core power Schottky diode also used core rail rail (see Figure 15).
Supply DVDD Schottky Diode Core Supply C6000 CVDD
Figure Schottky Diode Diagram Core supply voltage regulators should located close array) minimize inductance resistance power delivery path. Additionally, when designing high-performance applications utilizing C6000 platform DSPs, board should include separate power planes core, I/O, ground, bypassed with high-quality low-ESL/ESR capacitors. C6711/11B device applicable only systems using C62x C67x DSPs, like C6711/C6711B device, core consume excess until supply powers This extra current results from uninitialized logic within DSP(s). normal current state returns once power supply turns sees clock pulse. Decreasing amount time between core supply power-up supply power-up reduces effects current draw. external supply core cannot supply excess current, minimum core voltage achieved until after normal current returns. This voltage starvation core supply during power will affect run-time operation. Voltage starvation affect power supply systems that gate supply core supply, causing supply never turn During transition from excess normal current, voltage spike seen core supply. Care must taken when designing overvoltage protection circuitry core supply restart power sequence this spike. Otherwise, supply cycle indefinitely.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
power-supply decoupling
order properly decouple supply planes from system noise, place many capacitors (caps) possible close DSP. Assuming 0603 caps, user should able total caps core supply supply. These caps need close more than 1.25 maximum distance) effective. Physically smaller caps better, such 0402, size needs evaluated from yield/manufacturing point-of-view. Parasitic inductance limits effectiveness decoupling capacitors, therefore physically smaller capacitors should used while maintaining largest available capacitance value. with selection component, verification capacitor availability over product's production lifetime needs considered.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
IEEE 1149.1 JTAG compatibility statement
TMS320C6711/11B/11C/11D requires that both TRST RESET resets asserted upon power properly initialized. While RESET initializes core, TRST initializes DSP's emulation logic. Both resets required proper operation. Note: TRST synchronous must clocked TCLK; otherwise, BSCAN respond expected after TRST asserted. While both TRST RESET need asserted upon power only RESET needs released boot properly. TRST asserted indefinitely normal operation, keeping JTAG port interface DSP's emulation logic reset state. TRST only needs released when necessary JTAG controller debug exercise DSP's boundary scan functionality. maximum reliability, TMS320C6711/11B/11C/11D includes internal pulldown (IPD) TRST ensure that TRST will always asserted upon power DSP's internal emulation logic will always properly initialized. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers drive TRST high expect external pullup resistor TRST. When using this type JTAG controller, assert TRST initialize after powerup externally drive TRST high before attempting emulation boundary scan operations. Following release RESET, low-to-high transition TRST must "seen" latch state EMU1 EMU0. EMU[1:0] pins configure device either Boundary Scan mode Emulation mode. more detailed information, terminal functions section this data sheet. Note: DESIGN-WARNING section TMS320C6711/11B/11C/11D BSDL file contains information constraints regarding proper device operation while Boundary Scan Mode. more detailed information C6711/11B/11C/11D JTAG emulation, TMS320C6000 Designing JTAG Emulation Reference Guide (literature number SPRU641).
EMIF device speed (C6711/C6711B)
recommends utilizing buffer information specification (IBIS) analyze timings determine maximum EMIF speed achievable given board layout. properly IBIS models attain accurate timing analysis given system, Using IBIS Models Timing Analysis application report (literature number SPRA839). maintain signal integrity, serial termination resistors should inserted into EMIF output signal lines (see Terminal Functions table EMIF output signals).
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
EMIF device speed (C6711C/C6711D only)
maximum EMIF speed C6711C/C6711D device MHz. recommends utilizing buffer information specification (IBIS) analyze timings determine maximum EMIF speed achievable given board layout. properly IBIS models attain accurate timing analysis given system, Using IBIS Models Timing Analysis application report (literature number SPRA839). ease design evaluation, Table contains IBIS simulation results showing maximum EMIF-SDRAM interface speeds given example boards (TYPE) SDRAM speed grades. Timing analysis should performed verify that timings specified board layout. Other configurations also possible, again, timing analysis must done verify proper timings. maintain signal integrity, serial termination resistors should inserted into EMIF output signal lines (see Terminal Functions table EMIF output signals). Table C6711C/C6711D Example Boards Maximum EMIF Speed
BOARD CONFIGURATION TYPE EMIF INTERFACE COMPONENTS BOARD TRACE SDRAM SPEED GRADE 32-bit SDRAM (-7) 1-Load Short Traces bank 32-Bit SDRAM 3-inch traces with proper termination resistors; Trace impedance 32-bit SDRAM (-6) 32-bit SDRAM (-55) 32-bit SDRAM (-5) 16-bit SDRAM (-8E) 2-Loads Short Traces bank 16-Bit SDRAMs inches from EMIF each load, with proper termination resistors; Trace impedance 16-bit SDRAM (-75) 16-bit SDRAM (-7E) 16-bit SDRAM (-6A) 16-bit SDRAM (-6) 16-bit SDRAM (-8E) bank 32-Bit SDRAMs bank buffer inches from EMIF each load, with proper termination resistors; Trace impedance 16-bit SDRAM (-75) 16-bit SDRAM (-7E) 16-bit SDRAM (-6A) 16-bit SDRAM (-6) 32-bit SDRAM (-7) 3-Loads Long Traces bank 32-Bit SDRAM bank 32-Bit SBSRAM bank buffer 32-bit SDRAM (-6) inches from EMIF; Trace impedance 32-bit SDRAM (-55) 32-bit SDRAM (-5) MAXIMUM ACHIEVABLE EMIF-SDRAM INTERFACE SPEED short traces, SDRAM data output hold time these SDRAM speed grades cannot meet EMIF input hold time requirement (see NOTE short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE SDRAM data output hold time cannot meet EMIF input hold requirement (see NOTE
3-Loads Short Traces
NOTE Results based IBIS simulations given example boards (TYPE). Timing analysis should performed determine timing requirements particular system.
POST OFFICE 1443
HOUSTON, TEXAS 77251-1443
TMS320C6711, TMS320C6711B, TMS320C6711C, TMS320C6711D FLOATING POINT DIGITAL SIGNAL PROCESSORS
EMIF endian mode correctness [C6711D only]
device endian mode (LENDIAN) selects endian mode operation (Little Endian). C6711C/11D device Little Endian default setting. C6711D HD12 (EMIF Endian Mode Correctness) [EMIFBE] enhancement all
Other recent searches
PS7342-1A - PS7342-1A PS7342-1A Datasheet
PS7342L-1A - PS7342L-1A PS7342L-1A Datasheet
PS022815-0206 - PS022815-0206 PS022815-0206 Datasheet
LTC3562 - LTC3562 LTC3562 Datasheet
LA6082D - LA6082D LA6082D Datasheet
LA6082M - LA6082M LA6082M Datasheet
CMH05A - CMH05A CMH05A Datasheet
AN9D - AN9D AN9D Datasheet
AN9E - AN9E AN9E Datasheet
AN9F - AN9F AN9F Datasheet
AN1293 - AN1293 AN1293 Datasheet
VB409 - VB409 VB409 Datasheet
AIC1580 - AIC1580 AIC1580 Datasheet
2SK2762-01L - 2SK2762-01L 2SK2762-01L Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
