SERINADE USER'S GUIDE SERINADE developed Harris specifically desi
|
|
|
Top Searches for this datasheet
SERINADE
SERINADE USER'S GUIDE
SERINADE developed Harris specifically design filter configurations HSP43124 Serial Filter. Design specifications supplied user terms frequencies gains. SERINADE automatically computes optimum configuration Serial Filter's cascadable halfband filters programmable finite impulse response (FIR) filter; also allows user manually design configuration. entered either decimal scientific notation. Values stored memory full precision sixth decimal place. Displayed values rounded decimal places. Order Stopband Attenuation fields unique that they operate both input output. user enters data Stopband Attenuation field, SERINADE calculates displays Order. user enters data Order field case SERINADE calculates displays corresponding Stopband Attenuation value. When valid parameters been entered, SERINADE computes configuration parameters reports them bottom menu screen under HSP43124 Configuration. bottom portion screen remains blank until input field contain valid data. input parameters invalid, bottom line screen displays error message indicating which design rule being broken. more than design rule being violated, message reflects first violation encountered during checking. specification parameters follows: Filter File: existing filter specification (*.SER) file. file, "New File? YES/NO" prompt displayed. create file have saved your previous file, "Save File? YES/NO" prompt also displayed. Note that this file name acceptable file name, thus *.SER, *.IMP, *.RPT, *.FRQ files rerouted alternate directory specifying directory name part file name. Input Sample Rate: sample rate input data, denoted where [1Hz:100MHz]. input sample rate entered scientific notation enter 2MHz, type 2e6). maximum sample rate HSP43124 dependent configuration (See Decimation Factor, Order). Decimation Factor: total system decimation from input output; denoted This product Halfband decimation, which power from decimation, which integer from lowest possible decimation factor decimation) highest possible value 256. Decimation Factor Input Sample Rate/Output Data Rate Passband: maximum frequency filter passband (FP). passband entered scientific notation. AUTO mode (see Design Mode below), must satisfy Nyquist condition: (FOUT /2). range from 100MHz.
FILE
SERINADE input output files text files. formats listed Appendix input files are: Filename.SER Filter design parameters. This file automatically created SERINADE with extension. imported file which lists impulse response filter. magnitude frequency responses Halfband filters, filter, System saved units. frequency scale Halfband filter response from input Nyquist frequency first halfband filter. frequency scales System responses from input Nyquist frequency. impulse response programmable filter. Report file: lists configuration HSP43124.
Filename.XXX
output files are: Filename.FRQ
Filename.IMP Filename.RPT
DATA ENTRY
Filter parameters entered using menu screen shown Figure This screen that appears when program invoked. data fields located portion screen (the Specification menu) require user input. user enters parameters target system. each value entered, SERINADE attempts design valid system configuration. data legal range values that field, results invalid configuration, SERINADE reports error bottom screen. numeric values
SERINADE
Transition Band: width filter transition band, denoted transition band entered scientific notation. AUTO mode (see Design Mode below), value must satisfy Nyquist condition FOUT range from 100MHz. Passband Atten: Specify maximum acceptable passband attenuation (peak-to-peak passband ripple/2), denoted where from 0.0001dB 5dB. Stopband Atten: Specify acceptable minimum stopband attenuation, denoted where from 0.01dB 198dB. Entering number this field causes estimated number coefficients filter stage displayed Order field. Input Bits: Specify number bits input data word, integer from Output Bits: Specify number bits output data word, integer from FCLK: Specify clock rate Filter Compute Engine, denoted where calculated from minimum FCLK equation HSP43124 data sheet. Note that configurations which halfband filters used, must exceed 14*FS. Type: Toggle between three filter types (LOWPASS, BYPASS, IMPORTED). LOWPASS: designed order where odd, which satisfies user specifications established designed using Parks-McClellan with Remez exchange method compute coefficients equi-ripple Chebyshev filter. derived even symmetry scaled that gain Serial Filter 1.0. BYPASS: SERINADE uses Decimation Factor determine number Halfband filters enable. Decimation Factor must power from decimation factor automatically while Enable Filter Configuration Register. SERINADE will automatically display Order Stopband Attenuation user modify these input fields. other input fields modified LOWPASS mode, filter specification fields meaningful BYPASS mode since SERINADE does attempt meet these specifications when designing filter. IMPORTED: coefficients read from disk file. format this file shown Appendix coefficients must 1.0. this mode, SERINADE estimates Stopband Attenuation using number coefficients this file filter design specifications. Note that this reflect actual stopband attenuation. user modify Order Stopband Attenuation fields SERINADE will simply recompute these values using IMPORTED order. other input fields modified; however, just BYPASS mode, only filter specification SERINADE uses decimation factor. other filter specifications meaningless this mode. File: Applicable IMPORTED Type designs only. Specify name file which contains filter coefficients. format this file must compatible format shown Appendix with maximum order taps. even symmetry with even number taps. Symmetry: Applicable IMPORTED Type designs only. Toggle between EVEN specify symmetry imported FIR. designed SERINADE always EVEN. Note that symmetry independent number coefficients. HSP43124 data sheet complete explanation. Design Mode: Toggle between AUTO MANUAL. AUTO mode, SERINADE generates valid filter configurations with maximum number Halfband filters minimum order filter. MANUAL mode, user alter Decimation Order independently. MANUAL mode, SERINADE does check aliasing Halfband stages; user expected detect these conditions viewing generated frequency responses. Harris recommends that filter designed using AUTO mode first; filter design acceptable, then MANUAL mode used fine-tune design. Decimation: Applicable MANUAL Design Mode only. Specify Decimation where admissible range integer from Order: Applicable MANUAL Design Mode only. Specify number Halfband filters enabled. admissable range integer from order Halfband section effectively bypassed. Generate Report: Toggle between YES. enabled, design report (*.RPT) file contains file identification information: HSP43124 Serial Filter design parameters, design statistics, control register contents coefficient information. This information provided when configuring HSP43124 Serial Filter. Display Response: Toggle between LINEAR, LOG, NONE. LINEAR selected, magnitude filter's frequency response displayed linear scale immediately after filter generated. selected, display NONE selected, then response displayed. Save Frequency Responses: Toggle between YES. enabled, magnitude Halfband, FIR, System frequency responses saved FilenameH.FRQ, FilenameF.FRQ, FilenameS.FRQ, respectively. conduct further analysis these files read into software that read numerical signal files (see File Format Appendix Save Response: Toggle between YES. This saves generated impulse response FileName.IMP. This file used imported later date. Order: Specify number coefficients filter. LOWPASS IMPORTED filters, this integer range 256. BYPASS mode,
SERINADE
always Entering value this field causes estimated Stopband Attenuation displayed Stopband Attenuation field. Harris strongly recommends that minimum acceptable order used: this will minimize group delay filter and, since HSP43124 fixed-point digital filter, this will decrease susceptibility round-off errors. does overlap aliasing caused Halfband filters. overlap occurs, number Halfband filters decreased until overlap eliminated. number halfband filters decremented zero resulting Decimation greater than eight, design process halted error message displayed bottom screen. AUTO Design Mode, aliasing transition band prohibited generating error unless FOUT FT). user override both these aliasing checks changing MANUAL Design Mode. MANUAL Design Mode, design process similar, except that Decimation rate Halfband Order specified separately user aliasing checks performed. While SERINADE designing filter, screen displays iteration index Remez Exchange algorithm. maximum iteration index abort during generation, press <Esc> key. When current Remez iteration complete, "Interrupt Remez?" prompt appears. Select interrupt continue. Upon completion design enabled HSP43124 SERIAL FILTER SPECIFICATION screen, output files saved. These files impulse response (*.IMP), report file (*.RPT) Halfband, System frequency response files (*.FRQ). Display Response LINEAR LOG, magnitudes frequency response system displayed. range frequency axis screen from FS/(2*DECHB) (the Nyquist frequency), while range System Response from FOUT/2 (the System Nyquist frequency). graphics screen printed pressing <F3> (see Appendix printer configuration information). display graphics screen white background, press <F2> key. <F2> toggles display between black white background. Press <F1> display context sensitive help press <Esc> return HSP43124 SERIAL FILTER SPECIFICATION screen. <F3> (Save File): Saves filter specification (.SER) file under file name specified Filter File field. <F10> (Exit): Exits SERINADE program. have saved your filter specification (*.SER) file, prompt, "Save File?" displayed.
Reported Values
Output Data Rate: Reports output sample rate (FOUT); FOUT Input Sample Rate Decimation Factor. FCLKS CLKOUT: Reports minimum number filter clocks output clock necessary ensure that data missed output filter. Configuring HSP43124 with this value FCLKs CLKOUT field will result minimum acceptable output rate. SCLK: Reports minimum Serial Input Clock Rate necessary meet specified Input Sample Rate given number Input Bits. FCLK: Reports minimum Filter clock calculated from equation HSP43124 data sheet. reported value also satisfies requirement that filter clock rate exceed (Input Sample Rate) halfband filters enabled. Note: user's responsibility ensure that this value does exceed speed grade HSP43124. some design specifications, user FCLK rates higher than grades currently available. Decimation: Reports value aggregate decimation rate enabled halfband filters, where halfband decimation rate 2**(HB Order). Decimation: Reports decimation rate. applicable MANUAL design mode. Order: Reports number halfband filters needed meet specified filter design criteria. applicable MANUAL design mode.
Function Keys
<F1> (Help): Press receive context-sensitive on-line help. arrow page keys scroll through help screens. Press <Esc> exit help screen. <F2> (Filter Design): Generates specified HSP43124 Serial Filter. design data first tested consistency. errors detected, message indicating first detected design inconsistency displayed bottom screen (see Error Messages). filter design halts that point. errors found, design process initiated. AUTO design mode, number Halfband filters determined dividing Decimation Factor until remainder power two. number halfband filters used number iterations divide two, decimation remainder. This maximizes number Halfband filters used, which relaxes constraints specification FIR. AUTO design mode, filter specification then checked make sure that transition band
ERROR MESSAGES
Convergence Failure: Unable calculate valid filter passband and/or transition band being either wide narrow. user continue generating filter answering "YES" "Cannot Converge, Continue?" prompt that appears design screen, filter will meet design specifications. Error Calculating Coefficients: mathematical error occurred while trying calculate filter coefficients. Usually result passband and/or transition band being either wide narrow, number coefficients specified being many given filter characteristics.
SERINADE
Design Limitations Exceeded: Design requirements exceed HSP43124 SERIAL I/O's capabilities. Data Range [low:high]: data entered numerical entry field acceptable range, which indicated high limits. edit keys correctly enter acceptable value. Device Driver File Found: graphics driver files (*.BGI) SERINADE system directory. These files copied directly from installation disk. Graphics Hardware Detected: resident graphics card detected system. Invalid Device Driver File: Your graphics adapter supported SERINADE. Enough Memory Load Driver: There enough memory available allocate dynamically loaded graphics driver. Eliminate memory resident programs (TSRs) again, toggle Display Response field NONE. Insufficient Memory: There enough memory available allocate dynamically created data type. Eliminate memory resident programs (TSRs) again, reduce more following: number coefficients; pass band/(FIR input rate) ratio; transition band/(FIR input rate) ratio. Filter File name Specified: file name been specified Filter File field. File name Cannot Opened: file name cannot opened either read write operation. Check available disk space and/or appropriateness file name path. File name Contains Invalid Data: file name contains incompatible data lacking necessary data (see File Format Appendix Check file data corruption using TYPE command. taps until SERINADE calculates displays value minimum FCLK. HSP43124 Data sheet equation used calculate this minimum value. FCLK Input Sample Rate: specified frequency Filter Clock less than required HSP43124 filter section when configuration includes halfband filters. Order Bypassed Allowed: Halfband stages filter bypassed simultaneously. Order maximum number cascaded halfband filters available HSP43124 SERIAL Filter Passband Transition Band Input Sample Rate/ passband transition band must less than input sample rate divided two. Output Rate Input Sample Rate: Output Rate greater than Input Sample Rate. [1,2] Output Rate (Passband TransItion Band): AUTO filter design mode, output rate must greater than times passband transition bands prohibit filter aliasing into passband. This checked MANUAL filter design mode. [1,2] Passband Input Sample Rate: specified passband greater than input sample rate. [1,2] Stopband Atten Passband Atten: stopband attenuation must greater than passband attenuation. File name Specified: file name been specified File field. Help File SERI.HLP Cannot Found: SERINADE Help Text file found. Check make sure this file SERINADE system directory that PATH environment variable contains this directory (see Getting Started section proper installation procedures). This file copied directly from installation disk necessary. Error Reading Halfband Frequency File: Halfband Frequency Files found, cannot opened read contains corrupt data. Check make sure files HB1.COM through HB5.COM HB1A.COM through HB5A.COM SERINADE system directory, that PATH environment variable contains this directory (see Getting Started section proper installation procedures). Check files data corruption using TYPE command. These files copied directly from installation disk necessary. Total Decimation Decimation Decimation: MANUAL Design Mode, total Decimation Factor must product Decimation Decimation which values entered user. AUTO Design Mode SERINADE computes Decimation will never fail this design rule. Transition Band Narrow: minimum size transition band 0.004 passband.
DESIGN ERRORS:
Order 256: maximum number taps programmable filter 256. Reduce stopband attenuation, increase transition band, passband, passband attenuation. Decimation Rate maximum Decimation rate AUTO mode, change total decimation factor number which represented product power from integer from eight. MANUAL mode, reduce decimation; adjust Halfband decimation total decimation necessary. Decimation Rate Bypass Mode: Decimation rate must exceed Bypass Mode, since active. FCLK Minimum FCLK: specified frequency Filter Clock less than required HSP43124 filter section complete operations without missing input data samples. Increase FCLK rate maximum, then reduce num-
Other recent searches
MC68HC705C9A - MC68HC705C9A MC68HC705C9A Datasheet
AN1331 - AN1331 AN1331 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
