16-Bit Numerically Controlled Oscillator Harris HSP45106 high per
|
|
|
Top Searches for this datasheet
HSP45106
16-Bit Numerically Controlled Oscillator
Harris HSP45106 high performance 16-bit quadrature numerically controlled oscillator (NCO16). NCO16 simplifies applications requiring frequency phase agility such frequency-hopped modems, modems, spread spectrum communications, precision signal generators. shown block diagram, HSP45106 divided into Phase/Frequency Control Section (PFCS) Sine/Cosine Section. inputs Phase/Frequency Control Section consist microprocessor interface individual control lines. frequency resolution bits, which provides resolution better than 0.008Hz 33MHz. User programmable center frequency offset frequency registers give user capability perform phase coherent switching between sinusoids different frequencies. Further, programmable phase control register allows phase control better than 0.006o. applications requiring 8-level PSK, three discrete inputs provided simplify implementation. output PFCS 28-bit phase which input Sine/Cosine Section conversion into sinusoidal amplitude. outputs sine/cosine section 16-bit quadrature signals. spurious free dynamic range this complex vector greater than 90dBc. added flexibility when using NCO16 conjunction with DAC's, choice either parallel serial outputs with either two's complement offset binary encoding provided. addition, synchronization signal available which indicates serial word boundaries.
December 1996
Features
25.6MHz, 33MHz Versions 32-Bit Center Offset Frequency Control 16-Bit Phase Control Level Supported Through Three Interface Simultaneous 16-Bit Sine Cosine Outputs Output Two's Complement Offset Binary <0.008Hz Tuning Resolution 33MHz Serial Parallel Outputs Spurious Frequency Components <-90dBc 16-Bit Microprocessor Compatible Control Interface
Applications
Direct Digital Synthesis Quadrature Signal Generation Spread Spectrum Communications Modems Modulation FSK, (BPSK, QPSK, 8PSK) Frequency Hopping Communications Precision Signal Generation Related Products with Data Acquisition Parts HI5731 HI5741
Ordering Information
PART NUMBER HSP45106JC-25 HSP45106JC-33 HSP45106GC-25 HSP45106GC-33 TEMP. RANGE (oC) PACKAGE PLCC PLCC CPGA CPGA PKG. N84.1.15 N84.1.15 G85.A G85.A
Block Diagram
MICROPROCESSOR INTERFACE CLOCK DISCRETE CONTROL SIGNALS PHASE/ FREQUENCY CONTROL SECTION SIN/COS ARGUMENT SINE/ COSINE SECTION SINE
COSINE
CAUTION: These devices sensitive electrostatic discharge. Users should follow proper Handling Procedures. Copyright
Harris Corporation 1996
File Number
2809.3
5-48
HSP45106 Pinouts
CPGA VIEW
SIN0 SIN1 SIN3 SIN5 SIN4 SIN9 SIN12 SIN13 SIN14 STRB COS0
BINFMT
PAR/ PACI INITT ENPO TEST
SIN2
SIN6
SIN8
SIN10
SIN15
INITPAC PHAC ENTI ENCF MOD2
SIN7
SIN11
COS1
COS2
COS3
INHOF ENOF
COS6
COS4
COS5
COS7
COS8
COS11 COS10 COS9
COS12
MOD0
INDEX COS15 COS13 TICO COS14
MOD1
PMSEL
`A1'
CPGA BOTTOM VIEW
STRB COS0 SIN14 SIN9 SIN4 SIN5 SIN3 SIN1 SIN0
SIN13 SIN12
SIN15
SIN10
SIN8
SIN6
SIN2
PAR/ PACI
BINFMT
COS1
SIN11
SIN7
INITPAC PHAC ENTI ENCF MOD2
COS3
COS2
COS5
COS4
COS6
INHOF ENOF
INITT ENPO TEST
COS8
COS7
COS9 COS10 COS11
COS12
INDEX
COS13 COS15
MOD0
COS14
TICO
MOD1
`A1'
PMSEL
5-49
HSP45106 Pinouts
(Continued) LEAD PLCC VIEW
TICO COS15 COS14 COS13 COS12 COS11 COS10 COS9 COS8 COS7 COS6 COS5 COS4 COS3 COS2 COS1 COS0 DACSTRB
PMSEL MOD0 MOD1 MOD2 TEST ENCFREG ENOFREG INHOFR ENTIREG INITTAC ENPOREG INPHAC PACI INITPAC BINFMT PAR/SER
NAME C0-15 A0-2 ENPOREG TYPE power supply pin. Ground Control input loading phase, frequency, timer data into PFCS. LSB. Address pins selecting destination C0-15 data (Table Chip select (Active low). Enables data written into control registers Write enable (Active low). Data clocked into register selected A0-2 rising edge when low. Clock. registers, except control registers clocked with clocked (when enabled) rising edge CLK. Phase Offset Register Enable (Active low). Registered chip CLK. When active, after being clocked onto chip, ENPOREG enables clocking data into Phase Offset Register. Allows address updated regardless ENPHAC. Offset Frequency Register Enable (Active low). Registered chip CLK. When active, after being clocked onto chip, ENOFREG enables clocking data into Offset Frequency Register. Center Frequency Register Enable (Active low). Registered chip CLK. When active, after being clocked onto chip, ENCFREG enables clocking data into Center Frequency Register. Phase Accumulator Register Enable (Active low). Registered chip CLK. When active, after being clocked onto chip, ENPHAC enables clocking data into Phase Accumulator Register. Timer Increment Register Enable (Active low). Registered chip CLK. When active, after being clocked onto chip, ENTIREG enables clocking data into Timer Increment Register. Inhibit Offset Frequency Register Output (active low). Registered chip CLK. When active, after being clocked onto chip, INHOFR zeroes data path from Offset Frequency Register Frequency Adder. data still clocked into Offset Frequency Register. INHOFR does affect contents register. Initialize Phase Accumulator (Active low). Registered chip CLK. Zeroes feedback path Phase Accumulator. Does clear Phase Accumulator Register. DESCRIPTION
ENOFREG ENCFREG ENPHAC ENTIREG INHOFR
INITPAC
SIN15 SIN14 SIN13 SIN12 SIN11 SIN10 SIN9 SIN8 SIN7 SIN6 SIN5 SIN14 SIN13 SIN12 SIN11 SIN10
5-50
HSP45106 NAME MOD0-2 (Continued) DESCRIPTION Modulation Control Inputs. When selected with PMSEL line, these bits offset 135, 180, 225, 270, degrees current phase (i.e., modulate output). lower bits phase control zero. These bits registered when Phase Offset Register enabled. Phase Modulation Select input. Registered chip CLK. This input determines source data clocked into Phase Offset Register. When high, Phase Input Register selected. When low, external modulation pins (MOD0-2) control three most significant bits Phase Offset Register least significant bits zero. Phase Accumulator Carry Input (Active low). Registered chip CLK. Initialize Timer Accumulator (Active low). This input registered chip CLK. When active, after being clocked onto chip, INITTAC enables clocking data into Timer increment Register, also zeroes feedback path Timer Accumulator. Test select input. Registered chip CLK. This input active high. When active, this input enables test busses outputs instead sine cosine data. Parallel/Serial Output Select. This input registered chip CLK. When low, sine cosine outputs serial mode. output shift registers will load data after ENPHAC goes will start shifting data after ENPHAC goes high. When this input high, output registers loaded every clock shifting takes place. Format. This input registered chip CLK. When low, inverted form offset binary (unsigned) number. Three-state control bits SIN0-15. Outputs enabled when low. Three-state control bits COS0-15. Outputs enabled when low. Timer Accumulator Carry Output. Active low, registered. This output goes when carry generated Timer Accumulator. Strobe (Active low). serial mode, this output will when first output word valid shift register output. This active only serial mode. Sine output data. When parallel mode enabled, data output SIN0-15. When serial mode enabled, output data bits shifted SIN15 SIN0. stream provided first while stream SIN0 provided first. Cosine output data. When parallel mode enabled, data output COS0-15. When serial mode enabled, output data bits shifted COS15 COS0. stream COS15 provided first while stream COS0 provided first. Used align chip socket circuit board. Must left connect circuit.
TYPE
PMSEL
PACI INITTAC
TEST PAR/SER
BINFMT TICO DACSTRB SIN0-15
COS0-15
Index
Functional 16-bit Numerically Controlled Oscillator (NCO16) produces digital complex sinusoid waveform whose frequency phase controlled through standard microprocessor interface discrete inputs. NCO16 generates 16-bit sine cosine vectors maximum sample rate 33MHz. NCO16 preprogrammed produce constant (CW) sine cosine output Direct Digital Synthesis (DDS) applications. Alternatively, phase frequency inputs updated real time produce PSK, FSK, modulated waveform. simplify generation, interface provided support modulation levels. shown Block Diagram, NCO16 comprised Phase Frequency Control Section (PFCS) Sine/ Cosine Section. PFCS stores phase frequency control inputs uses them calculate phase angle rotating complex vector. Sine/Cosine Section performs lookup this phase generates appropriate amplitude values sine cosine. These quadrature outputs configured serial parallel with either two's complement offset binary format.
Phase/Frequency Control Section
phase frequency quadrature outputs controlled PFCS (Figure PFCS generates 32-bit word which represents instantaneous phase (Sin/Cos argument) sine cosine waves being generated. This phase incremented rising edge each preprogrammed amounts phase frequency control registers. instantaneous phase steps from through full scale (232 phase quadrature outputs proceeds from around unit circle counter clockwise. PFCS comprised Phase Accumulator Section, Phase Offset adder, Input Section, Timer Accumulator Section. Phase Accumulator computes instantaneous phase angle from user programmed values Center Offset Frequency Registers. This angle then into Phase Offset adder where offset preprogrammed value Phase Offset Register. Input Section routes data from microprocessor compatible control discrete input signals into appropriate configuration registers. Timer Accumulator supplies pulse mark passage user programmed period time.
5-51
PHASE OFFSET REGISTER ENCODER R.PMSEL PHEN CENTER FREQUENCY REGISTER R.ENCFREG FREQUENCY ADDER PHASE INPUT (16) PHASE INPUT R.ENPOREG MSBs PHASE OFFSET ADDER
MOD0-2
SINCOS ARGUMENT
C0-15
LSBs
PHEN
MSCFEN CENTER FREQUENCY INPUT MSCFEN LSCFEN R.ENOFREG MSOFEN LSOFEN TIMER INCREMENT REGISTER R.INITTAC R.ENTIREG R.INITTAC TIMER ACCUMULATOR SECTION TICO MSTIEN TIMER INCREMENT INPUT R.INHOFR R.PACI OFFSET FREQUENCY INPUT OFFSET FREQUENCY REGISTER R.INITPAC
A0-2
LSCFEN
MSOFEN
LSOFEN
CENTER FREQUENCY INPUT (16) CENTER FREQUENCY INPUT (16)
MSTIEN
LSTIEN
PHASE ACCUMULATOR REGISTER R.ENPHAC
ENPOREG
R.ENPOREG
HSP45106
5-52
OFFSET FREQUENCY INPUT (16) TIMER INCREMENT INPUT (16) LSTIEN TIMER INCREMENT INPUT (16)
ENOFREG
R.ENOFREG
OFFSET FREQUENCY INPUT (16)
ENCFREG
R.ENCFREG
PHASE ACCUMULATOR SECTION
ENPHAC
R.ENPHAC
ENTIREG
R.ENTIREG
INHOFR
INITPAC
R.INHOFR
R.INITPAC
PMSEL
PACI
R.PMSEL
INITTAC
R.PACI
R.INITTAC
INPUT SECTION (DISCRETE CONTROL INPUT SIGNALS PROCESSOR CONTROL INTERFACE)
FIGURE PHASE FREQUENCY CONTROL SECTION BLOCK DIAGRAM
HSP45106
Input Section Input Section loads data C0-15 into seven input registers, Center Frequency Input Registers, Offset Frequency Registers, Timer Input Registers, Phase Input Register. destination depends state A0-2 when (Table
TABLE ADDRESS DECODE MAPPING A2-0 DECODING FUNCTION Load least significant bits Center Frequency input. Load most significant bits Center Frequency input. Load least significant bits Offset Frequency input. Load most significant bits Offset Frequency input. Load least significant bits Timing Interval input. Load most significant bits Timing Interval input. Load Phase Register Reserved Input Disabled
programmed such that output Frequency Adder 4000 0000 hex, Phase Accumulator will step phase from degrees every clock cycles. Thus, 30MHz CLK, quadrature outputs will have frequency 30/4MHz 7.5MHz. general, frequency quadrature output determined
(EQ.
(EQ.
where bits frequency control word that programmed. integer computation. example, control word 20000000 hexadecimal clock frequency 30MHz, then output frequency would FCLK/8, 3.75MHz. Frequency Adder sums contents both Center Offset Frequency Registers produce phase increment. enabling INHOFR, output Offset Frequency Register disabled that output frequency determined from Center Frequency Register alone. BFSK modems, INHOFR asserted/ de-asserted toggle quadrature outputs between programmed frequencies. NOTE: Enabling/disabling INHOFR preserves contents Offset Frequency Register. Phase Offset Adder output Phase Accumulator goes Phase Offset Adder, which adds 16-bit contents Phase Offset Register MSBs phase. Twenty-eight (28) bits resulting 32-bit number forms instantaneous phase which Sine/Cosine Section. user option loading Phase Offset Registers with contents Phase Input Register with MOD0-2 inputs depending state PMSEL. When PMSEL high, contents Phase Input Register loaded. PMSEL low, MOD0-2 encode upper bits Phase Offset Register while lower bits cleared. MOD0-2 inputs simplify modulation providing input interface phase modulate carrier shown Table control input ENPOREG acts clock enable must enable clocking data into Phase Offset Register.
TABLE MODULATION CONTROL MOD2-0 DECODING MOD2 MOD1 MOD0 PHASE SHIFT (DEGREES)
Once input registers have been loaded, control inputs ENCFREG, ENOFREG, ENTIREG, ENCTIREG, ENPOREG will allow input registers downloaded PFCS control registers with input CLK. control inputs latched rising edge control registers updated rising edge following CLK. example, load Center Frequency Register, data loaded into Center Frequency Input Register, ENCFREG zero; next rising edge will pass registered version ENCFREG, R.ENCFREG, clock enable Center Frequency Register; this register then gets loaded following rising edge CLK. contents input registers downloaded control registers every clock control inputs enabled. Phase Accumulator Section Phase Accumulator adds 32-bit output Frequency Adder with contents 32-bit Phase Accumulator Register every clock cycle. When causes adder overflow, accumulation continues with least significant bits result. Initializing Phase Accumulator Register done putting INITPAC ENPHAC lines. This zeroes feedback path accumulator, that register loaded with current value Frequency Adder next clock. frequency quadrature outputs based number clock cycles required step from full scale. number steps required this transition depends phase increment calculated frequency adder. example, Center Offset Frequency registers
5-53
HSP45106
Timer Accumulator Section Timer Accumulator consists register which incremented every clock. amount which increments loaded into Timer Increment Input Registers latched into Timer Increment Register rising edges while ENTIREG low. output Timer Accumulator accumulator carry out, TICO. TICO used timer enable periodic sampling output NCO-16. number programmed into this register equals:
(EQ.
simplify interfacing with converters, format sine/cosine outputs changed offset binary enabling BINFMT. When BINFMT enabled, Sine Cosine outputs (SIN15 COS15 when outputs parallel mode) inverted. Depending upon state BINFMT, output centered around midscale ranges from 8001H 7FFFH (two's complement mode) 0001H FFFFH (offset binary mode). Serial output mode chosen enabling PAR/SER. this mode user loads output shift registers with Sine/Cosine output enabling ENPHAC. After ENPHAC goes inactive data shifted serially. example, clock 16-bit sine/cosine output, ENPHAC would active cycle load output shift register, would then inactive following cycles clock remaining bits out. Output streams provided formats with either first first. first format available SIN15 COS15 output pins. first format available SIN0 COS0 output pins. first format, zero's follow output word loaded into shift register. first format, sine extension follows data word loaded. output signal DACSTRB provided signal first output word valid (Figure NOTE: unused pins SIN0-15 COS015 should left floating. test mode supplied which enables user access phase input Sine/Cosine ROM. TEST PAR/SER both high, MSBs phase input Sine/Cosine Section made available SIN0-15 COS4-15. SIN0-15 outputs represent address.
where integer computation.
Sine/Cosine Section
Sine/Cosine Section (Figure converts instantaneous phase from PFCS Section into appropriate amplitude values sine cosine outputs. takes most significant bits PFCS output passes them through Sine/Cosine look form 16-bit quadrature outputs. sine cosine values computed reduce amount needed. magnitude error computed value complex vector less than -90.2dB. error sine cosine alone approximately better. 20-bit phase word maps into radians that angular resolution (2)/220. address zero corresponds radians address FFFFF corresponds 2-((2)/220) radians. outputs Sine/Cosine Section two's complement sine cosine values. contents have been scaled (216-1)/(216+1) symmetry about zero.
SIN/COS ARGUMENT BINFMT
ADDRESS DECODE
SINE/COSINE
COSINE SINE FORMAT CONTROL OUTPUT CONTROL
DACSTRB 0-15 0-15
ENPHAC, TEST, PAR/SER
FIGURE SINE/COSINE SECTION BLOCK DIAGRAM
ENPHAC
DACSTRB
SERIAL DATA OUTPUT
FIGURE SERIAL OUTPUT TIMING DIAGRAM
5-54
HSP45106
Absolute Maximum Ratings
25oC
Thermal Information
Thermal Resistance (Typical, Note (oC/W) (oC/W) PLCC Package CPGA Package Maximum Junction Temperature PLCC Package 150oC CPGA Package 175oC Maximum Storage Temperature Range .-65oC 150oC Lead Temperature (Soldering, 10s). 300oC (PLCC Lead Tips Only)
Supply Voltage +8.0V Input, Output Voltage Applied. -0.5V +0.5V Classification Class
Operating Conditions
Voltage Range +4.75V +5.25V Temperature Range .0oC 70oC
Characteristics
Backside Potential .VCC
CAUTION: Stresses above those listed "Absolute Maximum Ratings" cause permanent damage device. This stress only rating operation device these other conditions above those indicated operational sections this specification implied.
NOTE: measured with component mounted evaluation board free air.
Electrical Specifications
PARAMETER Logical Input Voltage Logical Zero Input Voltage High Level Clock Input Level Clock Input Output HIGH Voltage Output Voltage Input Leakage Current Leakage Current Standby Power Supply Current Operating Power Supply Current SYMBOL VIHC VILC ICCSB ICCOP TEST CONDITIONS 5.25V 4.75V 5.25V 4.75V -400µA, 4.75V +2.0mA, 4.75V GND, 5.25V VOUT GND, 5.25V GND, 5.25V, Note 25.6MHz, 5.25V, Notes UNITS
Capacitance
25oC, Note SYMBOL TEST CONDITIONS FREQ 1MHz, Open. measurements referenced device ground UNITS
PARAMETER Input Capacitance Output Capacitance NOTES:
Power supply current proportional operating frequency. Typical rating ICCOP 7mA/MHz. tested, characterized initial design major process/design changes. Output load test load circuit with switch open 40pF.
5-55
HSP45106
Electrical Specifications
PARAMETER Period High Period High Setup Time A0-2, Going High Hold Time A0-2, from Going High Setup Time C0-15 Going High Hold Time C0-15 from Going High Setup Time High High Setup Time MOD0-2 Going High Hold Time MOD0-2 from Going High Setup Time ENPOREG, ENOFREG, ENCFREG, ENPHAC, ENTIREG, INHOFR, PMSEL, INITPAC, BINFMT, TEST, PAR/SER, PACI, INITTAC Going High Hold Time ENPOREG, ENOFREG, ENCFREG, ENPHAC, ENTIREG, INHOFR, PMSEL, INITPAC, BINFMT, TEST, PAR/SER, PACI, INITTAC from Going High Output Delay SIN0-15, COS0-15, TICO Output Delay DACSTRB Output Enable Time Output Disable Time Output Rise, Fall Time NOTES: testing performed follows: Input levels (CLK Input) 4.0V Input levels (all other inputs) 3.0V; Timing reference levels (CLK) 2.0V; others 1.5V. Output load test load circuit with switch closed 40pF. Output transition measured 1.5V 1.5V. ENOFREG, ENCFREG, ENTIREG, ENPOREG active, care must taken violate setup hold times these registers when writing data into chip C0-15 port. Controlled design process parameters directly tested. Characterized upon initial design after major process and/or changes. 5.0V ±5%, 70oC (Note 25.6MHz SYMBOL tAWS tAWH tCWS tCWH tMCS tMCH tECS Note NOTES 33MHz UNITS
tECH
tDSO Note Note
Test Load Circuit
(NOTE)
SWITCH OPEN ICCSB ICCOP
1.5V
EQUIVALENT CIRCUIT
NOTE: Test head capacitance.
5-56
HSP45106 Waveforms
tMCS MOD0-2 tMCH
tECS ENABLE/CONTROL SIGNALS
tECH
SIN0-15, COS0-15, TICO tDSO DACSTRB (SERIAL MODE ONLY)
FIGURE SYNCHRONOUS TIMING
tAWS tAWH A0-2, tCWS tCWH C0-15
FIGURE ASYNCHRONOUS TIMING
1.5V COS0-15, SIN0-15
1.5V
HIGH IMPEDANCE
1.7V 1.3V
HIGH IMPEDANCE
FIGURE OUTPUT ENABLE, DISABLE TIMING
2.0V 0.8V
2.0V 0.8V
FIGURE OUTPUT RISE FALL TIMES
5-57
Other recent searches
SSF10N60B - SSF10N60B SSF10N60B Datasheet
SB10100C - SB10100C SB10100C Datasheet
S15VT - S15VT S15VT Datasheet
PD45VP6C200Q - PD45VP6C200Q PD45VP6C200Q Datasheet
NJU6676 - NJU6676 NJU6676 Datasheet
MMBT5551LT1 - MMBT5551LT1 MMBT5551LT1 Datasheet
ILD766 - ILD766 ILD766 Datasheet
EVAL-ADF4208EB1 - EVAL-ADF4208EB1 EVAL-ADF4208EB1 Datasheet
CZRF39VB - CZRF39VB CZRF39VB Datasheet
ADS1100EVM - ADS1100EVM ADS1100EVM Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
