FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER FEA

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER FEA

Datasheet Thumbnail

Top Searches for this datasheet

ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
FEATURES
Dual differential 3.3V LVPECL outputs which independently either 3.3V 2.5V Input Mux: differential input single-ended input crystal oscillator interfaces CLK, nCLK pair accept following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL TEST_CLK accepts LVCMOS LVTTL input levels Output frequency range: 35MHz 750MHz Crystal input frequency range: 12MHz 40MHz range: 560MHz 750MHz Parallel serial interface programming feedback divider output dividers phase jitter 333.33MHz, using 22.222MHz crystal (12kHz 20MHz): 0.80ps (typical) Supply voltage modes: LVPECL outputs (core/outputs): 3.3V/3.3V 3.3V/2.5V REF_CLK output (core/outputs): 3.3V/3.3V 70°C ambient operating temperature Industrial temperature available upon request
GENERAL DESCRIPTION
ICS843034 general purpose, phase noise LVPECL synthesizer which generate HiPerClockSfrequencies wide variety applications. ICS843034 input Multiplexer from which following inputs selected: differential input, single-ended input, crystal oscillators, thus making device ideal frequency translation frequency generation. Each differential LVPECL output pair output divider which independently that different frequencies generated. Additionally, each LVPECL output pair dedicated power supply outputs 3.3V 2.5V. ICS843034 also supplies buffered copy reference clock crystal frequency single-ended REF_CLK which enabled disabled (disabled default). output frequency programmed using either serial parallel programming interface. phase jitter ICS843034 less than rms, making suitable Fibre Channel, SONET, Ethernet applications. Example applications include systems which must support both rates. 10Gb Fibre Channel, example, 25.5MHz crystal generate 159.375MHz reference clock, then switch 20.544MHz crystal generate 164.355MHz 66/64 FEC. Other applications could include suppor ting both Ether frequencies SONET frequencies application. When Ethernet frequencies needed, 25MHz crystal used when SONET frequencies needed, input switched select 38.88MHz Crystal.
ASSIGNMENT
OE_REF OE_A OE_B
48-Pin LQFP 1.4mm package body Package View
Preliminary Information presented herein represents product prototyping pre-production. noted characteristics based initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves right change circuitry specifications without notice.
843034AY
nCLK nP_LOAD VCO_SEL
ICS843034
XTAL_OUT1 XTAL_IN1 XTAL_OUT0 XTAL_IN0 TEST_CLK SEL1 SEL0 VCCA S_LOAD S_DATA S_CLOCK
VCCO_REF REF_CLK VCCO_B nFOUTB0 FOUTB0 VCCO_A nFOUTA0 FOUTA0 TEST
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
BLOCK DIAGRAM
OE_A
VCO_SEL XTAL_IN0 XTAL_OUT0 XTAL_IN1
PHASE
XTAL_OUT1
DETECTOR
FOUTA0 nFOUTA0 VCCO_A
nCLK
VCCO_B FOUTB0 nFOUTB0
TEST_CLK SEL1 SEL0
OE_B VCCO_REF REF_CLK OE_REF S_LOAD S_DATA S_CLOCK nP_LOAD M8:M0 NA2:NA0 NB2:NB0 TEST
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
TEST output when operating parallel input mode. relationship between frequency, crystal frequency divider defined follows: fVCO fxtal value required values through shown Table program Frequency Function Table. Valid values which will achieve lock 25MHz reference defined frequency defined follows: FOUT fVCO fxtal Serial operation occurs when nP_LOAD HIGH S_LOAD LOW. shift register loaded sampling S_DATA bits with rising edge S_CLOCK. contents shift register loaded into divider output divider when S_LOAD transitions from LOW-to-HIGH. divide output divide values latched HIGHto-LOW transition S_LOAD. S_LOAD held HIGH, data S_DATA input passed directly divider output divider each rising edge S_CLOCK. serial mode used program bits test bits internal registers determine state TEST output follows:
FUNCTIONAL DESCRIPTION
NOTE: functional description that follows describes operation using 25MHz crystal. Valid loop divider values different crystal input frequencies defined Input Frequency Characteristics, Table NOTE
ICS843034 features fully integrated therefore requires external components setting loop bandwidth. fundamental crystal used input onchip oscillator. output oscillator into phase detector. 25MHz crystal provides 25MHz phase detector reference frequency. operates over range 560MHz 750MHz. output divider also applied phase detector. phase detector divider force output frequency times reference frequency adjusting control voltage. Note that some values (either high low), will achieve lock. output scaled divider prior being sent each LVPECL output buffers. divider provides output duty cycle. ICS843034 supports either serial parallel programming modes program feedback divider output divider. Figure shows timing diagram each mode. parallel mode, nP_LOAD input initially LOW. data inputs passed directly divider both output dividers. LOW-to-HIGH transition nP_LOAD input, data latched dividers remain loaded until next transition nP_LOAD until serial event occurs. result, bits hardwired divider output divider specific default state that will automatically occur during power-up.
TEST Output S_Data, Shift Register Output Output divider FOUTA0 same frequency
SERIAL LOADING
S_CLOCK
S_DATA
S_LOAD
nP_LOAD
PARALLEL LOADING
M0:M8, NA0:NA2, NB0:NB2
nP_LOAD
S_LOAD
Time
FIGURE PARALLEL SERIAL LOAD OPERATIONS
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Type Input Input Input Input Input Input Power Input Input Power Output Output Power Output Power Output Power Unused Pulldown Pullup Description divider input. Data latched LOW-to-HIGH transition nP_LOAD input. LVCMOS/LVTTL interface levels.
TABLE DESCRIPTIONS
Number Name NB0, OE_REF OE_A OE_B NA0, TEST FOUTA0, nFOUTA0 VCCO_A FOUTB0, nFOUTB0 VCCO_B REF_CLK VCCO_REF
Determines output divider value defined Table Pulldown Function Table. LVCMOS/LVTTL interface levels. Output enable. Controls enabling disabling REF_CLK output. Pulldown LVCMOS/LVTTL interface levels. Output enable. Controls enabling disabling FOUTA0, Pullup nFOUTA0 outputs. LVCMOS/LVTTL interface levels. Output enable. Controls enabling disabling FOUTB0, Pullup nFOUTB0 outputs. LVCMOS/LVTTL interface levels. Core supply pins. Pullup Determines output divider value defined Table Pulldown Function Table. LVCMOS/LVTTL interface levels. Negative supply pins. Test output which ACTIVE serial mode operation. Output driven parallel mode. LVCMOS/LVTTL interface levels. Differential output synthesizer. LVPECL interface levels. Output supply FOUTA0, nFOUTA0. Differential output synthesizer. LVPECL interface levels. Output supply FOUTB0, nFOUTB0. Reference clock output. LVCMOS/LVTTL interface levels. Output supply REF_CLK. connect. Active High Master Reset. When logic HIGH, forces internal dividers reset causing true outputs FOUTx inver outputs nFOUTx high. When logic LOW, internal dividers outputs enabled. Asser tion does affect loaded values. LVCMOS/LVTTL interface levels. Clocks serial data present S_DATA input into shift register rising edge S_CLOCK. LVCMOS/LVTTL interface levels. Shift register serial input. Data sampled rising edge S_CLOCK. LVCMOS/LVTTL interface levels. Controls transition data from shift register into dividers. LVCMOS/LVTTL interface levels. Analog supply pin.
Input
Pulldown
S_CLOCK S_DATA S_LOAD VCCA SEL0, SEL1 TEST_CLK
Input Input Input Power Input Input Input Input
Pulldown Pulldown Pulldown
Pulldown Clock select inputs. LVCMOS/LVTTL interface levels. Pulldown Test clock input. LVCMOS/LVTTL interface levels. ystal oscillator interface. XTAL_IN0 input, XTAL_OUT0 output. ystal oscillator interface. XTAL_IN1 input, XTAL_OUT1 output.
XTAL_IN0, XTAL_OUT0 XTAL_IN1, XTAL_OUT1 Continued next page.
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Type Input Description
Number
Name
Pulldown Non-inver ting differential clock input. Pullup/ Inver ting differential clock input.VCC/2 default when left floating. nCLK Input Pulldown Parallel load input. Determines when data present M8:M0 loaded into divider, when data present NA2:NA0 nP_LOAD Input Pulldown NB2:NB0 loaded into output dividers. LVCMOS/LVTTL interface levels. Determines whether synthesizer bypass mode. VCO_SEL Input Pullup LVCMOS/LVTTL interface levels. divider inputs. Data latched LOW-to-HIGH transition Input Pullup nP_LOAD input. LVCMOS/LVTTL interface levels. NOTE: Pullup Pulldown refer internal input resistors. Table Characteristics, typical values.
TABLE CHARACTERISTICS
Symbol RPULLUP RPULLDOWN ROUT Parameter Input Capacitance Power Dissipation REF_CLK Capacitance Input Pullup Resistor Input Pulldown Resistor Output Impedance REF_CLK Test Conditions Minimum Typical VCC, VCCA, VCCO_REF 3.465V Maximum Units
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
TABLE PARALLEL
SERIAL MODE FUNCTION TABLE
Inputs Conditions S_DATA Data Data Data Data Reset. Forces outputs LOW. Data inputs passed directly divider output divider. TEST output forced LOW. Data latched into input registers remains loaded until next transition until serial event occurs. Serial input mode. Shift register loaded with data S_DATA each rising edge S_CLOCK. Contents shift register passed divider output divider. divider output divider values latched. Parallel serial input affect shift registers. S_DATA passed directly divider clocked.
nP_LOAD
Data Data
Data Data
S_LOAD S_CLOCK
NOTE: HIGH Don't care Rising edge transition Falling edge transition
TABLE PROGRAMMABLE FREQUENCY FUNCTION TABLE
Frequency (MHz) Divide
NOTE These divide values resulting frequencies correspond crystal TEST_CLK input frequency 25MHz.
TABLE PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE
Inputs *NX2
843034AY
*NX1
*NX0
Divider Value
Output Frequency (MHz) Minimum 186.66 93.33 Maximum 187.5 93.75 46.875
REV. JUNE 2005
*NOTE: denotes Bank Bank
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
4.6V -0.5V 0.5V -0.5V VCCO 0.5V 50mA 100mA 47.9°C/W lfpm) -65°C 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage device. These ratings stress specifications only. Functional operation product these conditions conditions beyond those listed Characteristics Characteristics implied. Exposure absolute maximum rating conditions extended periods affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, Inputs, Outputs, (LVCMOS) Outputs, (LVPECL) Continuous Current Surge Current Package Thermal Impedance, Storage Temperature, TSTG
TABLE POWER SUPPLY CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B 3.3V±5% 2.5V±5%, 70°C
Symbol VCCA VCCO_A, VCCO_B VCCO_REF ICCA Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Output Supply Power Supply Current Analog Supply Current REF_CLK Test Conditions Minimum 3.135 3.135 3.135 2.375 3.135 Typical Maximum 3.465 3.465 3.465 2.625 3.465 Units
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions Minimum VCC/2 0.2V -0.3 Typical Maximum VCC/2 0.2V Units
TABLE LVCMOS/LVTTL CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B VCCO_REF 3.3V±5%, 70°C
Symbol Parameter Input High Voltage Input Voltage Input Voltage TEST_CLK, SEL[1:0], OE_REF, S_CLOCK, S_DATA, Input S_LOAD, nP_LOAD, High Current Nx2, M1:M4, M6:M8 Nx0, Nx1, OE_A, OE_B, VCO_SEL TEST_CLK, SEL[1:0], OE_REF, S_CLOCK, S_DATA, S_LOAD, nP_LOAD, Nx2, M1:M4, M6:M8 Nx0, Nx1, OE_A, OE_B, VCO_SEL Output High Voltage TEST; NOTE
3.465V
3.465V
Input Current
3.465V,
3.465V, VCCO_REF 3.3V±5% VCCO_REF 3.3V±5%
-150 VCCO_REF 0.3V
REF_CLK Output TEST; NOTE Voltage NOTE Output terminated with VCCO_REF/2.
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions nCLK nCLK 3.465V 3.465V 3.465V 3.465V -150 0.15 0.85 Minimum Typical Maximum Units
TABLE DIFFERENTIAL CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B 3.3V±5% 2.5V±5%, 70°C
Symbol Parameter Input High Current Input Current
Peak-to-Peak Input Voltage
VCMR Common Mode Input Voltage; NOTE NOTE single ended applications, maximum input voltage CLK, nCLK 0.3V. NOTE Common mode voltage defined VIH.
TABLE LVPECL CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B 3.3V±5% 2.5V±5%, 70°C
Symbol VSWING Parameter Output High Voltage; NOTE Output Voltage; NOTE Peak-to-Peak Output Voltage Swing Test Conditions Minimum VCCO VCCO Typical Maximum VCCO VCCO Units
NOTE Outputs terminated with VCCO_A, VCCO_B
TABLE INPUT FREQUENCY CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B 3.3V±5% 2.5V±5%, 70°C
Symbol Parameter XTAL_IN0/XTAL_OUT0, XTAL_IN1/XTAL_OUT1 CLK/nCLK, TEST_CLK S_CLOCK tR/tF Input Rise/Fall Time Test Conditions Minimum Typical Maximum Units
Input Frequency
TEST_CLK S_LOAD, S_DATA, S_CLOCK NOTE: input ystal, CLK/nCLK TEST_CLK frequency range, value must operate within 560MHz 750MHz range. Using minimum input frequency 12MHz, valid values Using maximum frequency 40MHz, valid values
TABLE CRYSTAL CHARACTERISTICS
Parameter Mode Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level Test Conditions Minimum Typical Maximum Units
Fundamental
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Test Conditions 333.33MHz, Integration Range: 12kHz 20MHz Measured same Output Frequency Minimum 0.80 Typical Maximum Units
TABLE CHARACTERISTICS, VCCA VCCO_A VCCO_B 3.3V±5%, 70°C
Symbol Parameter FOUT Output Frequency Phase Jitter, (Random); NOTE Cycle-to-Cycle Jitter NOTE Output Skew; NOTE Output Rise/Fall Time Setup Time LVPECL Outputs REF_CLK nP_LOAD S_DATA S_CLOCK S_CLOCK S_LOAD nP_LOAD Hold Time S_DATA S_CLOCK S_CLOCK S_LOAD Output Duty Cycle
tjit(cc) tsk(o)
Lock Time tLOCK Parameter Measurement Information section. NOTE Please refer Phase Noise Plot. NOTE Characterized with REF_CLK output disabled. NOTE Jitter perforance using XTAL inputs. NOTE This parameter defined accordance with JEDEC Standard NOTE Defined skew between outputs same supply voltage with equal load conditions. Measured output differential cross points.
TABLE CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A VCCO_B 2.5V±5%, 70°C
Symbol Parameter FOUT Output Frequency Phase Jitter, (Random); NOTE Cycle-to-Cycle Jitter NOTE Output Skew; NOTE Output Rise/Fall Time Setup Time LVPECL Outputs REF_CLK nP_LOAD S_DATA S_CLOCK S_CLOCK S_LOAD nP_LOAD tLOCK
843034AY
Test Conditions 333.33MHz, Integration Range: 12kHz 20MHz Measured same Output Frequency
Minimum
Typical
Maximum
Units
tjit(cc) tsk(o)
Hold Time
S_DATA S_CLOCK S_CLOCK S_LOAD
Output Duty Cycle Lock Time
notes, Table above.
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
VCCA 3.3V±5%, VCCO_A 2.5V±5%, VCCO_B 3.3V±5%,TA 70°C
TABLE CHARACTERISTICS, VCCA 3.3V±5%, VCCO_A 3.3V±5%, VCCO_B 2.5V±5%,TA 70°C
Symbol Parameter FOUT Output Frequency Phase Jitter, (Random); NOTE Cycle-to-Cycle Jitter NOTE Output Skew; NOTE Output Rise/Fall Time Setup Time LVPECL Outputs REF_CLK nP_LOAD S_DATA S_CLOCK S_CLOCK S_LOAD nP_LOAD Hold Time S_DATA S_CLOCK S_CLOCK S_LOAD Output Duty Cycle
Test Conditions 333.33MHz, Integration Range: 12kHz 20MHz Measured same Output Frequency
Minimum
Typical
Maximum
Units
tjit(cc) tsk(o)
Lock Time tLOCK Parameter Measurement Information section. NOTE Please refer Phase Noise Plot. NOTE Characterized with REF_CLK output disabled. NOTE Jitter perforance using XTAL inputs. NOTE This parameter defined accordance with JEDEC Standard NOTE Defined skew between outputs same supply voltage with equal load conditions. Measured output differential cross points.
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
TYPICAL PHASE NOISE 333.33MHZ
-100 -110 -120 -130 -140 -150 -160 -170 -180 -190
Filter 333.33MHz
Phase Jitter (Random) 12kHz 20MHz 0.80ps (typical)
NOISE POWER
Phase Noise Data
843034AY
Phase Noise Result adding Filter data
100k 100M
OFFSET FREQUENCY (HZ)
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
2.8V±0.04V VCCA, VCCO_A, VCCO_B
SCOPE
VCCA VCCO_A, VCCO_B
SCOPE
LVPECL
LVPECL
-1.3V 0.165V
-0.5V 0.125V
3.3V CORE/3.3V OUTPUT LOAD TEST CIRCUIT FOUTA0/nFOUTA0, FOUTB0/nFOUTB0
1.65V±5%
3.3V CORE/2.5V OUTPUT LOAD TEST CIRCUIT FOUTA0/nFOUTA0, FOUTB0/nFOUTB0
VREF
VCCA, VCCO_REF
SCOPE
contains 68.26% measurements contains 95.4% measurements contains 99.73% measurements contains 99.99366% measurements contains (100-1.973x10-7)% measurements
LVCMOS
Reference Point
(Trigger Edge)
Histogram
Mean Period
(First edge after trigger)
-1.65V
3.3VCORE/3.3V REF_CLK OUTPUT LOAD TEST CIRCUIT
nFOUTx FOUTx nFOUTy FOUTy
tsk(o)
PERIOD JITTER
nFOUTA0 FOUTA0
PERIOD
PERIOD
100%
OUTPUT SKEW
OUTPUT DUTY CYCLE/OUTPUT PULSE WIDTH/PERIOD
Clock Outputs
Clock Outputs
LVPECL OUTPUT RISE/FALL TIME
843034AY
LVCMOS OUTPUT RISE/FALL TIME
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
high speed analog circuitry, power supply pins vulnerable random noise. ICS843034 provides separate power supplies isolate high switching noise from outputs internal PLL. VCC, VCCA, VCCO_x should individually connected power supply plane through vias, bypass capacitors should used each pin. achieve optimum jitter performance, power supply isolation required. Figure illustrates resistor along with .01F bypass capacitor should connected each VCCA pin.
3.3V, 2.5V .01F VCCA .01F
FIGURE POWER SUPPLY FILTERING
WIRING DIFFERENTIAL INPUT ACCEPT SINGLE ENDED LVCMOS/LVTTL LEVELS
Figure shows differential input wired accept single ended levels. reference voltage V_REF VCC/2 generated bias resistors This bias circuit should located close possible input pin. ratio
might need adjusted position V_REF center input voltage swing. example, input clock swing only 2.5V 3.3V, V_REF should 1.25V R2/R1 0.609.
Single Ended Clock Input V_REF nCLK 0.1u
FIGURE SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
here examples only. Please consult with vendor driver component confirm driver termination requirements. example Figure input termination applies HiPerClockS LVHSTL drivers. using LVHSTL driver from another vendor, their termination recommendation.
DIFFERENTIAL CLOCK INPUT INTERFACE
/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL other differential signals. Both VSWING must meet VCMR input requirements. Figures show interface examples HiPerClockS CLK/nCLK input driven most common driver types. input interfaces suggested
3.3V 3.3V 3.3V 1.8V nCLK LVHSTL HiPerClockS LVHSTL Driver LVPECL HiPerClockS Input nCLK HiPerClockS Input
FIGURE HIPERCLOCKS CLK/nCLK INPUT DRIVEN HIPERCLOCKS LVHSTL DRIVER
FIGURE HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVPECL DRIVER
3.3V 3.3V 3.3V nCLK LVPECL HiPerClockS Input
3.3V 3.3V LVDS_Driv
nCLK
Receiv
FIGURE HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVPECL DRIVER
FIGURE HIPERCLOCKS CLK/nCLK INPUT DRIVEN 3.3V LVDS DRIVER
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
ground level. Figure eliminated termination shown Figure
TERMINATION
2.5V LVPECL OUTPUT
Figure Figure show examples termination 2.5V LVPECL driver. These terminations equivalent terminating 2.5V, very close
2.5V 2.5V VCCO=2.5V 2,5V LVPECL Driv 62.5 62.5
2.5V VCCO=2.5V 2,5V LVPECL Driv
FIGURE 2.5V LVPECL DRIVER TERMINATION EXAMPLE
FIGURE 2.5V LVPECL DRIVER TERMINATION EXAMPLE
2.5V VCCO=2.5V 2,5V LVPECL Driv
FIGURE 2.5V LVPECL TERMINATION EXAMPLE
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
drive transmission lines. Matched impedance techniques should used maximize operating frequency minimize signal distortion. Figures show different layouts which recommended only guidelines. Other suitable clock layouts exist would recommended that board designers simulate guarantee compatibility across printed circuit clock component process variations.
TERMINATION
3.3V LVPECL OUTPUT
clock layout topology shown below typical termination LVPECL outputs. different layouts mentioned recommended only guidelines. FOUTx nFOUTx impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors current path ground) current sources must used functionality. These outputs designed
3.3V
FOUT
FOUT
((VOH VOL) (VCC
FIGURE LVPECL OUTPUT TERMINATION
FIGURE LVPECL OUTPUT TERMINATION
CRYSTAL INPUT INTERFACE
ICS843034 been characterized with 18pF parallel resonant crystals. capacitor values, shown Figure below were determined using 25MHz, 18pF parallel resonant crystal were chosen minimize error. optimum values slightly adjusted different board layouts.
XTAL_OUT 18pF Parallel Crystal XTAL_IN
843034
ICS84332
Figure CRYSTAL INPUt INTERFACE
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER POWER CONSIDERATIONS
This section provides information power dissipation junction temperature ICS843034. Equations example calculations also provided.
Power Dissipation. total power dissipation ICS843034 core power plus power dissipated load(s). following power dissipation 3.3V 3.465V, which gives worst case results. NOTE: Please refer Section details calculating power dissipated load.
Power (core)MAX VCC_MAX IEE_MAX 3.465V 185mA 641mW Power (outputs)MAX 30mW/Loaded Output pair outputs loaded, total power 30mW 60mW
Total Power_MAX (3.465V, with outputs switching) 641mW 60mW 701mW
Junction Temperature. Junction temperature, temperature junction bond wire bond directly affects reliability device. maximum recommended junction temperature HiPerClockSdevices 125°C.
equation follows: Pd_total Junction Temperature Junction-to-Ambient Thermal Resistance Pd_total Total Device Power Dissipation (example calculation section above) Ambient Temperature order calculate junction temperature, appropriate junction-to-ambient thermal resistance must used. Assuming moderate flow linear feet minute multi-layer board, appropriate value 42.1°C/W Table below. Therefore, ambient temperature 70°C with outputs switching 70°C 0.701W 42.1°C/W 99.5°C. This well below limit 125°C. This calculation only example. will obviously vary depending number loaded outputs, supply voltage, flow, type board (single layer multi-layer).
TABLE THERMAL RESISTANCE
48-PIN LQFP, FORCED CONVECTION
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 47.9°C/W
55.9°C/W 42.1°C/W
50.1°C/W 39.4°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
843034AY
REV. JUNE 2005
Calculations Equations.
purpose this section derive power dissipated into load. LVPECL output driver circuit termination shown Figure
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
VCCO
VOUT VCCO
FIGURE LVPECL DRIVER CIRCUIT
TERMINATION
calculate worst case power dissipation into load, following equations which assume load, termination voltage
logic high, VOUT VOH_MAX VCCO_MAX 0.9V
CCO_MAX
OH_MAX
0.9V 1.7V
logic low, VOUT
CCO_MAX
OL_MAX
CCO_MAX
OL_MAX
1.7V
Pd_H power dissipation when output drives high. Pd_L power dissipation when output drives low. Pd_H 2V))/R
OH_MAX
CCO_MAX
CCO_MAX
OH_MAX
[(2V
CCO_MAX
OH_MAX
))/R
CCO_MAX
OH_MAX
[(2V 0.9V)/50] 0.9V 19.8mW ))/R
Pd_L
OL_MAX
CCO_MAX
2V))/R
CCO_MAX
OL_MAX
[(2V
CCO_MAX
OL_MAX
CCO_MAX
OL_MAX
[(2V 1.7V)/50] 1.7V 10.2mW Total Power Dissipation output pair Pd_H Pd_L 30mW
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE JAVS. FLOW TABLE
LEAD LQFP
Velocity (Linear Feet Minute)
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards 67.8°C/W 47.9°C/W
55.9°C/W 42.1°C/W
50.1°C/W 39.4°C/W
NOTE: Most modern designs multi-layered boards. data second pertains most designs.
TRANSISTOR COUNT
transistor count ICS843034 11,748
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
LEAD LQFP
PACKAGE OUTLINE SUFFIX
TABLE PACKAGE DIMENSIONS
JEDEC VARIATION DIMENSIONS MILLIMETERS SYMBOL 0.45 -0.05 1.35 0.17 0.09 MINIMUM NOMINAL -1.40 0.22 -9.00 BASIC 7.00 BASIC 5.50 Ref. 9.00 BASIC 7.00 BASIC 5.50 Ref. 0.50 BASIC 0.60 -0.75 0.08 1.60 0.15 1.45 0.27 0.20 MAXIMUM
Reference Document: JEDEC Publication MS-026
843034AY
REV. JUNE 2005
ICS843034
FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
Marking ICS843034AY ICS843034AY Package Lead LQFP Lead LQFP Shipping Packaging tray 1000 tape reel Temperature 70°C 70°C
TABLE ORDERING INFORMATION
Part/Order Number ICS843034AY ICS843034AYT
aforementioned trademark, HiPerClockSand FEMTOCLOCKSis trademark Integrated Circuit Systems, Inc. subsidiaries United States and/or other countries. While information presented herein been checked both accuracy reliability, Integrated Circuit Systems, Incorporated (ICS) assumes responsibility either infringement patents other rights third parties, which would result from use. other circuits, patents, licenses implied. This product intended normal commercial applications. other applications such those requiring extended temperature range, high reliability, other extraordinary environmental requirements recommended without additional processing ICS. reserves right change circuitry specifications without notice. does authorize warrant product life support devices critical medical instruments. 843034AY
REV. JUNE 2005

FEMTOCLOCKSMULTI-RATE 3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER FEA

Top Searches for this datasheet

Other recent searches