MICROWIRE Master been optimized minimum ressource requirements. design

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

MICROWIRE Master been optimized minimum ressource requirements. design

Datasheet Thumbnail

Top Searches for this datasheet

IPMW-100A
MICROWIRE Master been optimized minimum ressource requirements. design fully synchronous. supports sinlge slave device (typically EEPROM). interface clock rate derived from externally supplied reference clock independant interface clock. Core delivered full source code including testbench, documentation programming examples. host interface simple 8bit which uses separate read/write data busses does internal tristate buffers.
Din(7:0) Dout(7:0) A(3:0) write strobe
MICROWIRE Controller
ref_clk
Example resource requirements: Device Resources Xilinx Spartan2 (xc2s30) Slices Altera ACEX (EP1k10) Logic Elements QuickLogic 4036) Logic Cells
Used Comments
Flip-Flops Slice
Flip-Flop Logic Element Flip-Flop Logic Cell
IPMW-100A
description:
Signal Din(7:0) Dout(7:0) A(3:0) write strobe Ref_clk Direction Description Asynchronous reset input Main Clock Input inputs except sync'ed this clock Write data input Read data output Chip select Register address inputs Write strobe: high writes, reads Interrupt Strobe: indicates valid cycle Transfer acknowledge Serial data Serial data Serial clock Serial chip select Reference clock (internally divide two. 1.8MHz typ.)
Ordering information Description
MICROWIRE Master
Order
1800-IPMW-0100A-000000

MICROWIRE Master been optimized minimum ressource requirements. design

Top Searches for this datasheet

Other recent searches