| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Flexible Clock Generators MIPS Based Systems PMC-Sierra's CM5391L
Top Searches for this datasheetCM5391L GEN-M9K-20 Flexible Clock Generators MIPS Based Systems PMC-Sierra's CM5391L clock generator industry's only device tailored drive clocking inputs PMC-Sierra's leading line processors using MIPS architectures, such RM9000x1 RM9000x2 PMC-Sierra's CM5391L clock generator superior price, size, power performance other discrete solutions. Output frequency pin-selectable support frequencies MHz, including common computing frequencies 50.00 MHz, 66.67 MHz, 83.33 MHz, 100.00 MHz, 125.00 MHz, 133.33 MHz, 166.67 MHz, 200.00 MHz. SPREAD SPECTRUM Provides optional spread spectrum phase modulation control. Triangular spread spectrum modulation algorithm pin-selectable common modulation frequencies up-spread down-spread ranges. CHARACTERISTICS output electrical options supported. (Other output electrical options available. Contact your authorized PMC-Sierra sales representative.) SYSCLK1: Differential LVDScompatible SYSCLK2, SYSCLK3: Single-ended LVTTL Nominal duty cycle with 125ps max. cycle-to-cycle phase jitter. Three copies output clock generated, controlled "output enable" inputs. Maximum output-to-output skew between SYSCLK SYSCLK3. POWER SUPPLY 3.3V TEMPERATURE RANGE ("Commercial") CLOCK GENERATION Uses single crystal single-ended reference input generate clock outputs with electrical characteristics frequencies appropriate drive MasterClock input PMC-Sierra's MIPS processors companion system controller devices. Input reference frequency pinselectable support common, inexpensive crystals 25.00000 MHz, including 10.00000 MHz, 14.31818 MHz, 1.00000 MHz, 25.00000 MHz. PACKAGING 20-pin TSSOP Lead-free packaging option available PROTECTION CM5391L FUNCTIONAL BLOCK DIAGRAM Crystal Oscillator SYSCLK1_P SYSCLK1_N IFS[1] IFS[0] OFS[2] OFS[1] OFS[0] SPREAD[2] SPREAD[1] SPREAD[0] Spread Spectrum Control SYSCLK2 SYSCLK3 PMC-2031576 Issue PROPRIETARY CONFIDENTIAL PMC-SIERRA, INC., CUSTOMERS' INTERNAL Copyright PMC-Sierra, Inc. 2003 rights reserved. CM5391L GEN-M9K-20 Flexible Clock Generators MIPS Based Systems APPLICATIONS GEN-M9K-20 designed direct connection PMC-Sierra's MIPS processors. TYPICAL APPLICATIONS GEN-M9K-20 WITH RM9000X1 CM5391L Input Freq. Select Spread Spectrum Control IFS[1] IFS[0] SPREAD[2] SPREAD[1] SPREAD[0] OFS[2] OFS[1] OFS[0] SYSCLK3 SYSCLK1_N SYSCLK1_P RM9000x1 MASTERCLOCK MASTERCLOCK* Memory Controller SYSCLK2 SYSCLKIN Output Freq. Select Output Enable FPGA SYSCLKIN Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. Canada Tel: 1.604.415.6000 Fax: 1.604.415.6200 order documentation, send email document@pmc-sierra.com contact head office, Attn: Document Coordinator product documentation available site http://www.pmc-sierra.com corporate information, send email info@pmc-sierra.com PMC-2031576 (p1) Copyright PMC-Sierra, Inc. 2003. rights reserved. September 2003. complete list PMC-Sierra's trademarks registered trademarks, visit: PROPRIETARY CONFIDENTIAL PMC-SIERRA, INC., CUSTOMERS' INTERNAL Other recent searchesUC1838A - UC1838A UC1838A Datasheet UC2838A - UC2838A UC2838A Datasheet UC3838A - UC3838A UC3838A Datasheet TMC22x5y - TMC22x5y TMC22x5y Datasheet KK74AC323 - KK74AC323 KK74AC323 Datasheet IAM-D27 - IAM-D27 IAM-D27 Datasheet HV9910B - HV9910B HV9910B Datasheet CF61A6701 - CF61A6701 CF61A6701 Datasheet ADSP21160 - ADSP21160 ADSP21160 Datasheet 2N7002DW - 2N7002DW 2N7002DW Datasheet
Privacy Policy | Disclaimer |