KS8995M Integrated 5-Port 10/100 Managed Switch 1.12 General
|
|
|
Top Searches for this datasheet
KS8995M
KS8995M
Integrated 5-Port 10/100 Managed Switch 1.12
General Description
KS8995M highly integrated Layer-2 managed switch with optimized (Bill Materials) cost port count, cost-sensitive 10/100Mbps switch systems. also provides extensive feature such tag/port-based VLAN, (Quality Service) priority, management, counters, dual interfaces control/data interfaces effectively address both current emerging Fast Ethernet applications. KS8995M contains five 10/100 transceivers with patented mixed-signal low-power technology, five (Media Access Control) units, high-speed non-blocking switch fabric, dedicated address look-up engine, on-chip frame buffer memory. units support 10BaseT 100BaseTX. addition, units support 100BaseFX (Ports support documentation found Micrel's site www.micrel.com.
Features
Integrated switch with five MACs five Fast Ethernet transceivers fully compliant IEEE 802.3u standard Shared memory based switch fabric with fully nonblocking configuration 1.4Gbps high-performance memory bandwidth 10BaseT, 100BaseTX 100BaseFX modes Ports Dual configuration: MII-Switch (MAC mode MII) MII-P5 (PHY mode MII) IEEE 802.1q tag-based VLAN VLANs, full-range VID) port, WAN/LAN separation inter-VLAN switch links VLAN tag/untag options, per-port basis Programmable rate limiting 0Mbps 100Mbps, ingress egress port, rate options high priority, per-port-basis Flow control drop packet rate limiting (ingress port) Integrated counters fully compliant statistics gathering, counters port
Functional Diagram
Auto MDI/MDIX Auto MDI/MDIX Auto MDI/MDIX Auto MDI/MDIX Auto MDI/MDIX MII-P5 MDC, MDI/O MII-SW Control LED0[5:1] LED1[5:1] LED2[5:1]
10/100 T/Tx 10/100 T/Tx 10/100 T/Tx 10/100 T/Tx/Fx 10/100 T/Tx/Fx
10/100 10/100 10/100 10/100 10/100
FIFO, Flow Control, VLAN Tagging, Priority
look-up Engine Queue Mgmnt Buffer Mgmnt Frame Buffers Counters
EEPROM
Control Registers
KS8995M
Micrel, Inc. 1849 Fortune Drive Jose, 95131 (408) 944-0800 (408) 944-0970 http://www.micrel.com
December 2003
M9999-120403
KS8995M
Features (continued)
Enable/Disable option huge frame size 1916 bytes frame IGMP v1/v2 snooping multicast packet filtering Special tagging mode send info ingress packet's port value slave (complete) MDIO (MII only) serial management interface control register configuration MAC-id based security lock option Control registers configurable on-the-fly (port-priority, 802.1p/d/q, AN.) read access forwarding table entries 802.1d Spanning Tree Protocol Port mirroring/monitoring/sniffing: ingress and/or egress traffic port Broadcast storm protection with percent control global per-port basis Optimization fiber-to-copper media conversion Full-chip hardware power-down support (register configuration saved) Per-port based software power-save (idle link detection, register configuration preserved) QoS/CoS packets prioritization supports: port, 802.1p DiffServ based 802.1p/q insertion removal port basis (egress) MDI/O interface support access control registers (not control registers) local loopback support On-chip 64Kbyte memory frame buffering (not shared with unicast address table) Wire-speed reception transmission Integrated look-up engine with dedicated addresses Full duplex IEEE 802.3x half-duplex back pressure flow control Comprehensive support 7-wire support legacy interface Automatic MDI/MDI-X crossover plug-and-play Disable Automatic MDI/MDI-X option power: Core: 1.8V I/O: 2.5V 3.3V 0.18µm CMOS technology Commercial temperature range: +70°C Industrial temperature range: -40°C +85°C Available 128-pin PQFP package
Applications
Broadband gateway/firewall/VPN Integrated cable modem multi-port router Wireless access point plus gateway Home networking expansion Standalone 10/100 switch Hotel/campus/MxU gateway Enterprise VoIP gateway/phone FTTx customer premise equipment Managed media converter
Ordering Information
Part Number KS8995M KSZ8995M KS8995MI Temperature Range +70°C +70°C -40°C +85°C Package 128-Pin PQFP 128-Pin PQFP Lead Free 128-Pin PQFP
M9999-120403
December 2003
KS8995M
Revision History
Revision 1.00 1.01 1.02 1.03 1.04 Date 11/05/01 11/09/01 12/03/01 12/12/01 12/13/01 Summary Changes Created Pinout Mux1/2, DVCC-IO 2.5/3.3V, feature list, register spec 11-09 Editorial changes, added register descriptions. Added paragraph describing registers. Imported functional descriptions. Formatting. Incorporate changes engineering feedback well updating functional descriptions adding timing information. Changed Rev. For. Modes modes respectively. Added MIIM clarification "MII Management Interface" section. Reformatted section sequence. Added register addresses. Added advertisement ability descriptions. Inserted switch forwarding flow charts. Added KS8995M block diagram, editorial changes, register descriptions changes crossreferences from functional descriptions register strap options. Changed FXSD pins inputs, added descriptions "Configuration Interfaces" section. Edited descriptions. Editorial changes "Dynamic Address table "MIB Counters." Updated figure flowchart. Updated table mode connections. Separate static assignments read write. Edited read write examples tables counters. Changed Table KS8995M signals suffix. Changed aging description Register Changed "Port Registers" section listed port register addresses. Changed port control description bits [7:5]. Changed counter descriptions. Changed setting "Pin Descriptions." Changed pu/pd descriptions SMRXD2. "Register 18," changed pu/pd description forced flow control. "Illegal Frames. Edited large packet sizes back "Elecrical Characteristics," Added typical supply current numbers BaseTX BaseTX operation. "Register 18," Added note illegal half-duplex, force flow control. "Pin Description," Added extra clock input description. "Elecrical Characteristics," Updated chip only current numbers. Added Timing. Feature Highlights. "Pin Description," changed SMRXC SMTXC I/O. Input mode, output mode MII. "Elecrical Characteristics," modified current consumption chip only numbers. "Half-Duplex Back Pressure," added description dropped packets half-duplex mode. Added recommended operating conditions. Added Idle mode current consumption "Elecrical Characteristics," added "Selection Isolation Transformers," Added 3.01k resistor instructions ISET "Pin Description" section. Changed Polarity transmit pairs "Pin Description." Changed description Register "Register Description" section. Added "Reset Timing" section. "Register changed 802.1x 802.3x. "Register changed default column disable flow control pull-down, enable flow control pull-up. "Register "Register indicate loop back PHY. Added description register indicate that STPID packets from normal ports allowed 1522 byte packets. Fixed dynamic address example errors "Dynamic Address Table." Changed definition forced MDI, MDIX section "Register 29," "Register "Register Added "Part Ordering Information." Added Ambient operating temperature KS8995MI Changed description Changed SPIQ description Otri. Changed logo. Changed contact information.
1.05 1.06 1.07 1.08
12/18/01 12/20/01 1/22/01 3/1/02
1.09
5/17/02
1.10
7/29/02
1.11
12/17/02
1.12
3/10/03
December 2003
M9999-120403
KS8995M
Table Contents
System Level Applications Description Number) Description Name) Configuration Introduction Functional Overview: Physical Layer Transceiver 100BaseTX Transmit 100BaseTX Receive Clock Synthesizer Scrambler/De-scrambler (100BaseTX only) 100BaseFX Operation 100BaseFX Signal Detection 100BaseFX Fault 10BaseT Transmit 10BaseT Receive Power Management MDI/MDI-X Auto Crossover Auto-Negotiation Functional Overview: Switch Core Address Look-Up Learning Migration Aging Forwarding Switching Engine Operation Inter-Packet (IPG) Backoff Algorithm Late Collision Illegal Frames Flow Control Half-Duplex Back Pressure Broadcast Storm Protection Interface Operation Interface Operation Advanced Functionality Spanning Tree Support Special Tagging Mode IGMP Support Port Mirroring Support VLAN Support Rate Limit Support Configuration Interface Master Serial Configuration Slave Serial Configuration Management Interface (MIIM)
M9999-120403
December 2003
KS8995M
Register Description Global Registers Register (0x00): Chip Register (0x01): Chip ID1/Start Switch Register (0x02): Global Control Register (0x03): Global Control Register (0x04): Global Control Register (0x05): Global Control Register (0x06): Global Control Register (0x07): Global Control Register (0x08): Global Control Register (0x09): Global Control Register (0x0A): Global Control Register (0x0B): Global Control Port Registers Register (0x10): Port Control Register (0x11): Port Control Register (0x12): Port Control Register (0x13): Port Control Register (0x14): Port Control Register (0x15): Port Control Register (0x16): Port Control Register (0x17): Port Control Register (0x18): Port Control Register (0x19): Port Control Register (0x1A): Port Control Register (0x1B): Port Control Register (0x1C): Port Control Register (0x1D): Port Control Register (0x1E): Port Status Register (0x1F): Port Status Advanced Control Registers Register (0x60): Priority Control Register Register (0x61): Priority Control Register Register (0x62): Priority Control Register Register (0x63): Priority Control Register Register (0x64): Priority Control Register Register (0x65): Priority Control Register Register (0x66): Priority Control Register Register (0x67): Priority Control Register Register (0x68): Address Register Register (0x69): Address Register Register (0x6A): Address Register Register (0x6B): Address Register Register (0x6C): Address Register Register (0X6D): Address Register Register (0x6E): Indirect Access Control Register (0x6F): Indirect Access Control December 2003
M9999-120403
KS8995M
Register (0x70): Indirect Data Register Register (0x71): Indirect Data Register Register (0x72): Indirect Data Register Register (0x73): Indirect Data Register Register (0x74): Indirect Data Register Register (0x75): Indirect Data Register Register (0x76): Indirect Data Register Register (0x77): Indirect Data Register Register (0x78): Indirect Data Register Register (0x79): Digital Testing Status Register (0x7A): Digital Testing Status Register (0x7B): Digital Testing Control Register (0x7C): Digital Testing Control Register (0x7D): Analog Testing Control Register (0x7E): Analog Testing Control Register (0x7F): Analog Testing Status Static Address VLAN Address Dynamic Address Counters MIIM Registers Register Control Register Status Register PHYID HIGH Register PHYID Register Advertisement Ability Register Link Partner Ability Absolute Maximum Ratings Operating Ratings Electrical Characteristics Timing Diagrams Selection Isolation Transformers Qualified Magnetic Lists Package Information
M9999-120403
December 2003
KS8995M
System Level Applications
10/100
Switch Controller On-Chip Frame Buffers
10/100 10/100 10/100 10/100 10/100
1-port 4-port
10/100 10/100 10/100 10/100
SPI/GPIO Ethernet Ethernet MII-SW
MII-P5
External port needed
Figure Broadband Gateway
10/100
Switch Controller On-Chip Frame Buffers
10/100 10/100 10/100 10/100 10/100
4-port
10/100 10/100 10/100 10/100
(xDSL, CM.)
SPI/GPIO
MII-SW MII-P5
Ethernet
Figure Integrated Broadband Router
December 2003
M9999-120403
KS8995M
10/100
Switch Controller On-Chip Frame Buffers
10/100 10/100 10/100 10/100 10/100
5-port
10/100 10/100 10/100 10/100
Figure Standalone Switch
M9999-120403
December 2003
KS8995M
Description Number)
Number Name TEST1 GNDA VDDAR RXP1 RXM1 GNDA TXM1 TXP1 VDDAT RXP2 RXM2 GNDA TXM2 TXP2 VDDAR GNDA ISET VDDAT RXP3 RXM3 GNDA TXM3 TXP3 VDDAT RXP4 RXM4 GNDA TXM4 TXP4 GNDA VDDAR Type(1) Port Function normal operation. Factory test pin. Analog ground 1.8V analog Physical receive signal (differential) Physical receive signal (differential) Analog ground Physical transmit signal (differential) Physical transmit signal (differential) 2.5V analog Physical receive signal (differential) Physical receive signal (differential) Analog ground Physical transmit signal (differential) Physical transmit signal (differential) 1.8V analog Analog ground physical transmit output current. Pull-down with 3.01k resistor. 2.5V analog Physical receive signal (differential) Physical receive signal (differential) Analog ground Physical transmit signal (differential) Physical transmit signal (differential) 2.5V analog Physical receive signal (differential) Physical receive signal (differential) Analog ground Physical transmit signal (differential) Physical transmit signal (differential) Analog ground 1.8V analog
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number Name RXP5 RXM5 GNDA TXM5 TXP5 VDDAT FXSD5 FXSD4 GNDA VDDAR GNDA VDDAR GNDA MUX1 MUX2 Type(1) Port Function Physical receive signal (differential) Physical receive signal (differential) Analog ground Physical transmit signal (differential) Physical transmit signal (differential) 2.5V analog Fiber signal detect/factory test Fiber signal detect/factory test Analog ground 1.8V analog Analog ground 1.8V analog Analog ground MUX1 MUX2 should left unconnected normal operation. They factory test pins. Mode Normal Operation Remote Analog Loopback Mode Testing only Reserved Power Save Mode Testing only
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
Mux1
Mux2
PWRDN_N RESERVE GNDD VDDC PMTXEN PMTXD3 PMTXD2 PMTXD1 PMTXD0 PMTXER PMTXC GNDD
Full-chip power down. Active low. Reserved pin. connect. Digital ground 1.8V digital core PHY[5] transmit enable PHY[5] transmit PHY[5] transmit PHY[5] transmit PHY[5] transmit PHY[5] transmit error PHY[5] transmit clock. mode MII. Digital ground
M9999-120403
December 2003
KS8995M
Number Name VDDIO PMRXC PMRXDV PMRXD3 PMRXD2 PMRXD1 PMRXD0 Type(1) Ipd/O Ipd/O Ipd/O Ipd/O Ipd/O Port Function 3.3/2.5V digital digital circuitry PHY[5] receive clock. mode PHY[5] receive data valid PHY[5] receive Strap option: (default) enable flow control; disable flow control. PHY[5] receive Strap option: (default) disable back pressure; enable back pressure.
PHY[5] receive Strap option: (default) drop excessive collision packets; does drop excessive collision packets. PHY[5] receive Strap option: (default) disable aggressive back-off algorithm half-duplex mode; enable performance enhancement. PHY[5] receive error. Strap option: (default) 1522/1518 bytes; packet size 1536 bytes. PHY[5] carrier sense/Force duplex mode. "Register port only. (default) Force half-duplex auto-negotiation disabled fails. Force full-duplex auto-negotiation disabled fails. PHY[5] collision detect/ Force flow control. "Register port only. (default) force flow control. Force flow control. Switch transmit enable Switch transmit Switch transmit Switch transmit Switch transmit Switch transmit error Switch transmit clock. Input mode, output mode MII. Digital ground 3.3/2.5V digital digital circuitry Switch receive clock. Input mode, output mode MII. Switch receive data valid Switch receive Strap option: (default) Disable Switch full-duplex flow control; Enable Switch full-duplex flow control. Switch receive Strap option: (default) Switch fullduplex mode; Switch half-duplex mode.
PMRXER PCRS
Ipd/O Ipd/O
PCOL
Ipd/O
Note: Power supply Input Output Bi-directional Ground
SMTXEN SMTXD3 SMTXD2 SMTXD1 SMTXD0 SMTXER SMTXC GNDD VDDIO SMRXC SMRXDV SMRXD3 SMRXD2
Ipd/O Ipd/O Ipd/O
Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number Name SMRXD1 SMRXD0 Type(1) Ipd/O Ipd/O Port Function Switch receive Strap option: (default) Switch 100Mbps mode; Switch 10Mbps mode. Switch receive Strap option: Mode (default) Mode Mode "Register 11." Mode LEDX_2 LEDX_1 LEDX_0 SCOL SCRS SCONF1 Ipd/O Ipd/O Switch collision detect Switch carrier sense Dual configuration Pin# (91, 87): SCONF0 GNDD VDDC LED5-2 LED5-1 LED5-0 LED4-2 LED4-1 LED4-0 LED3-2 LED3-1 Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Switch Disable, Otri Mode Mode Mode Disable Mode Mode Mode Disable, Otri Disable, Otri Disable, Otri Disable, Otri Disable Mode Mode Mode Lnk/Act Fulld/Col Speed
Mode 100Lnk/Act 10Lnk/Act Fulld
Dual configuration Digital ground 1.8V digital core indicator Strap option: Aging setup. "Aging" section (default) Aging Enable; Aging disable. indicator Strap option: (default): enable tristate output. "pin# SCONF1." indicator indicator indicator indicator indicator indicator
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
M9999-120403
December 2003
KS8995M
Number Name LED3-0 GNDD VDDIO LED2-2 LED2-1 LED2-0 LED1-2 LED1-1 LED1-0 MDIO SPIQ SPIC/SCL SPID/SDA SPIS_N Type(1) Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Otri Port Function indicator Digital ground 3.3/2.5V digital digital indicator indicator indicator indicator indicator indicator Switch PHY[5] management data clock Switch PHY[5] management data I/O. Features internal pull down define state when driven.
serial data output slave mode; used master mode. "pin# 113." Input clock 5MHz slave mode; Output clock 81KHz master mode. "pin# 113." Serial data input slave mode; Serial data input/output master mode "pin# 113." Active low. data transfer start slave mode. When SPIS_N high, KS8995M deselected SPIQ held high impedance state, high-to-low transition initiate data transfer; used master mode. Serial configuration EEPROM present, KS8995M will start itself with chip default (00). Config. PS[1:0]=00 PS[1:0]=01 PS[1:0]=10 PS[1:0]=11 Serial Configuration Master Mode EEPROM Reserved Slave Mode Interface Factory Test Mode (BIST)
Note: Power supply Input Output Bi-directional Ground
RST_N GNDD VDDC TESTEN
Serial configuration pin. "pin# 113." Reset KS8995M. Active low. Digital ground 1.8V digital core normal operation. Factory test pin.
Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
Name SCANEN VDDAP GNDA VDDAR GNDA GNDA TEST2 Type(1) Port Function normal operation. Factory test pin. Connect 25MHz crystal clock connection/or 3.3V tolerant oscillator input. Oscillator should ±100ppm. 25MHz crystal clock connection 1.8V analog Analog ground 1.8V analog Analog ground Analog ground normal operation. Factory test pin.
M9999-120403
December 2003
KS8995M
Description Name)
Number Name FXSD4 FXSD5 GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDA GNDD GNDD GNDD GNDD GNDD GNDD ISET LED1-0 LED1-1 LED1-2 LED2-0 LED2-1 LED2-2 LED3-0 Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Type(1) Port Function Fiber signal detect/factory test pin. Fiber signal detect/factory test pin. Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground Analog ground connect Analog ground Analog ground Digital ground Digital ground Digital ground Digital ground Digital ground Digital ground physical transmit output current. Pull-down with 3.01k resistor. indicator indicator indicator indicator indicator indicator indicator
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number Name LED3-1 LED3-2 LED4-0 LED4-1 LED4-2 LED5-0 LED5-1 LED5-2 MDIO TEST1 MUX1 MUX2 Type(1) Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Ipu/O Port Function indicator indicator indicator indicator indicator indicator indicator Strap option: (default): enable I/F. tristate output. "pin# SCONF1." indicator Strap option: Aging setup. "Aging" section. (default) Aging Enable; Aging disable Switch PHY[5] management data clock. Switch PHY[5] management data I/O. normal operation. Factory test pin. MUX1 MUX2 should left unconnected normal operation. They factory test pins. Mode Normal Operation Remote Analog Loopback Mode Testing only Reserved Power Save Mode Testing only PCOL Ipd/O Mux1
Mux2
PHY[5] collision detect/Force flow control. "Register 18." port only. (default) force flow control. Force flow control. PHY[5] carrier sense/Force duplex mode "Register 28." port only. (default) Force half-duplex auto-negotiation disabled fails. Force full-duplex auto-negotiation disabled fails. PHY[5] receive clock. mode MII. PHY[5] receive Strap option: (default) disable aggressive back-off algorithm half-duplex mode; enable performance enhancement. PHY[5] receive Strap option: (default) drop excessive collision packets; does drop excessive collision packets. PHY[5] receive Strap option: (default) disable back pressure; enable back pressure. PHY[5] receive Strap option: (default) enable flow control; disable flow control.
PCRS
Ipd/O
PMRXC PMRXD0
Ipd/O
PMRXD1 PMRXD2 PMRXD3
Ipd/O Ipd/O Ipd/O
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
M9999-120403
December 2003
KS8995M
Number Name PMRXDV PMRXER PMTXC PMTXD0 PMTXD1 PMTXD2 PMTXD3 PMTXEN PMTXER Type(1) Ipd/O Ipd/O Port Function PHY[5] receive data valid.
PHY[5] receive error. Strap option: (default) 1522/1518 bytes; packet size 1536 bytes. PHY[5] transmit clock. mode PHY[5] transmit PHY[5] transmit PHY[5] transmit PHY[5] transmit PHY[5] transmit enable PHY[5] transmit error Serial configuration pin. "pin# 113." Serial configuration EEPROM present, KS8995M will start itself with chip default (00). Config. PS[1:0]=00 PS[1:0]=01 PS[1:0]=10 PS[1:0]=11 Serial Configuration Master Mode EEPROM Reserved Slave Mode Interface Factory Test Mode (BIST)
PWRDN_N RESERVE RST_N RXM1 RXM2 RXM3 RXM4 RXM5 RXP1 RXP2 RXP3 RXP4 RXP5 SCANEN SCOL
Ipd/O
Full-chip power down. Active low. Reserved pin. connect. Reset KS8995M. Active low. Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) Physical receive signal (differential) normal operation. Factory test pin. Switch collision detect.
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number Name SCONF0 SCONF1 Type(1) Port Function Dual configuration Dual configuration Pin# (91, 87): SCRS SMRXC SMRXD0 Ipd/O Ipd/O Switch carrier sense Switch Disable, Otri Mode Mode Mode Disable Mode Mode Mode Disable, Otri Disable, Otri Disable, Otri Disable, Otri Disable Mode Mode Mode
Switch receive clock. Input mode, output mode MII. Switch receive Strap option: Mode (default) Mode Mode "Register 11." Mode LEDX_2 LEDX_1 LEDX_0 Lnk/Act Fulld/Col Speed Mode 100Lnk/Act 10Lnk/Act Fulld
SMRXD1 SMRXD2 SMRXD3 SMRXDV SMTXC SMTXD0 SMTXD1 SMTXD2 SMTXD3 SMTXEN SMTXER
Ipd/O Ipd/O Ipd/O Ipd/O
Switch receive Strap option: (default) Switch 100Mbps mode; Switch 10Mbps mode. Switch receive Strap option: (default) Switch full-duplex mode; Switch half-duplex mode. Switch receive Strap option: (default) Disable Switch full-duplex flow control; Enable Switch full-duplex flow control. Switch receive data valid Switch transmit clock. Input mode, output mode MII. Switch transmit Switch transmit Switch transmit Switch transmit Switch transmit enable Switch transmit error
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
M9999-120403
December 2003
KS8995M
Number Name SPIC/SCL SPID/SDA SPIQ SPIS_N Type(1) Otri Port Function
Input clock 5MHz slave mode; Output clock 81KHz master mode. "pin# 113." Serial data input slave mode; Serial data input/output master mode. "pin# 113." serial data output slave mode; used master mode. "pin# 113." Active low. data transfer start slave mode. When SPIS_N high, KS8995M deselected SPIQ held high impedance state, high-to-low transition initiate data transfer; used master mode. connect normal operation. Factory test pin. Connect normal operation. Factory test pin.
TEST2 TESTEN TXP1 TXP2 TXP3 TXP4 TXP5 TXM1 TXM2 TXM3 TXM4 TXM5 VDDAP VDDAR VDDAR VDDAR VDDAR VDDAR VDDAR VDDAT VDDAT VDDAT VDDAT VDDC
Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) Physical transmit signal (differential) 1.8V analog 1.8V analog 1.8V analog 1.8V analog 1.8V analog 1.8V analog 1.8V analog 2.5V analog 2.5V analog 2.5V analog 2.5V analog 1.8V digital core
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
December 2003
M9999-120403
KS8995M
Number Name VDDC VDDC VDDIO VDDIO VDDIO Type(1) Port Function 1.8V digital core 1.8V digital core 3.3/2.5V digital digital circuitry 3.3/2.5V digital digital circuitry 3.3/2.5V digital digital circuitry 25MHz crystal clock connection/or 3.3V tolerant oscillator input. Oscillator should ±100ppm. 25MHz crystal clock connection.
Note: Power supply Input Output Bi-directional Ground Input internal pull-up Input internal pull-down Ipd/O Input internal pull-down during reset, output otherwise Ipu/O Input internal pull-up during reset, output otherwise Strap pull-up Strap pull-down Otri Output tristated Connect
M9999-120403
December 2003
KS8995M
December 2003
LED2-0 LED1-2 LED1-1 LED1-0 MDIO SPIQ SPIC/SCL SPID/SDA SPIS_N RST_N GNDD VDDC TESTEN SCANEN VDDAP GNDA VDDAR GNDA GNDA TEST2
Configuration
128-Pin PQFP (PQ)
TEST1 GNDA VDDAR RXP1 RXM1 GNDA TXM1 TXP1 VDDAT RXP2 RXM2 GNDA TXM2 TXP2 VDDAR GNDA ISET VDDAT RXP3 RXM3 GNDA TXM3 TXP3 VDDAT RXP4 RXM4 GNDA TXM4 TXP4 GNDA VDDAR RXP5 RXM5 GNDA TXM5 TXP5 VDDAT FXSD5
LED2-1 LED2-2 VDDIO GNDD LED3-0 LED3-1 LED3-2 LED4-0 LED4-1 LED4-2 LED5-0 LED5-1 LED5-2 VDDC GNDD SCONF0 SCONF1 SCRS SCOL SMRXD0 SMRXD1 SMRXD2 SMRXD3 SMRXDV SMRXC VDDIO GNDD SMTXC SMTXER SMTXD0 SMTXD1 SMTXD2 SMTXD3 SMTEXN PCOL PCRS PMRXER PMRXD0
PMRXD1 PMRXD2 PMRXD3 PMRXDV PMRXC VDDIO GNDD PMTXC PMTXER PMTXD0 PMTXD1 PMTXD2 PMTXD3 PMTXEN VDDC GNDD RESERVE PWRDN_N MUX2 MUX1 GNDA VDDAR GNDA VDDAR GNDA FXSD4
M9999-120403
KS8995M
Introduction
KS8995M contains five 10/100 physical layer transceivers five (Media Access Control) units with integrated layer managed switch. device runs three modes. first mode five-port integrated switch. second five-port switch with fifth port decoupled from physical port. this mode access fifth provided through (Media Independent Interface). This useful implementing integrated broadband router. third mode uses dual feature recover fifth PHY. This allows additional broadband gateway configuration, where fifth accessed through MII-P5 port. KS8995M flexibility reside managed unmanaged design. managed design, host processor complete control KS8995M bus, partial control MDC/MDIO interface. unmanaged design achieved through strapping EEPROM programming system reset time. media side, KS8995M supports IEEE 802.3 10BaseT, 100BaseTX ports, 100BaseFX ports KS8995M used separate media converters. Physical signal transmission reception enhanced through patented analog circuitry that makes design more efficient allows lower power consumption smaller chip size. major enhancements from KS8995E KS8995M support host processor management, dual interface, well port based VLAN, spanning tree protocol support, IGMP snooping support, port mirroring support rate limiting functionality.
Functional Overview: Physical Layer Transceiver
100BaseTX Transmit
100BaseTX transmit function performs parallel serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, MLT3 encoding transmission. circuit starts with parallel-to-serial conversion, which converts data from into 125MHz serial stream. data control stream then converted into 4B/5B coding followed scrambler. serialized data further converted from NRZI format, then transmitted MLT3 current output. output current external 3.01k resistor transformer ratio. typical rise/fall time complies with ANSI TP-PMD standard regarding amplitude balance, overshoot timing jitter. wave-shaped 10BaseT output also incorporated into 100BaseTX transmitter.
100BaseTX Receive
100BaseTX receiver function performs adaptive equalization, restoration, MLT3-to-NRZI conversion, data clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding serial-to-parallel conversion. receiving side starts with equalization filter compensate inter-symbol interference (ISI) over twisted pair cable. Since amplitude loss phase distortion function length cable, equalizer adjust characteristics optimize performance. this design, variable equalizer will make initial estimation based comparisons incoming signal strength against some known cable characteristics, then tunes itself optimization. This ongoing process self-adjust against environmental changes such temperature variations. equalized signal then goes through restoration data conversion block. restoration circuit used compensate effect baseline wander improve dynamic range. differential data conversion circuit converts MLT3 format back NRZI. slicing threshold also adaptive. clock recovery circuit extracts 125MHz clock from edges NRZI signal. This recovered clock then used convert NRZI signal into format. signal then sent through de-scrambler followed 4B/5B decoder. Finally, serial data converted format provided input data MAC.
Clock Synthesizer
KS8995M generates 125MHz, 42MHz, 25MHz 10MHz clocks system timing. Internal clocks generated from external 25MHz crystal oscillator.
Scrambler/De-scrambler (100BaseTX only)
purpose scrambler spread power spectrum signal order reduce baseline wander. data scrambled through 11-bit wide linear feedback shift register (LFSR). This generate 2047-bit nonrepetitive sequence. receiver will then de-scramble incoming data stream with same sequence transmitter.
100BaseFX Operation
100BaseFX operation very similar 100BaseTX operation except that scrambler/de-scrambler MLT3 encoder/ decoder bypassed transmission reception. this mode auto-negotiation feature bypassed since there standard that supports fiber auto-negotiation.
100BaseFX Signal Detection
physical port runs 100BaseFX mode FXSDx >0.6V ports only. This signal internally referenced 1.25V. fiber module interface should voltage divider such that FXSDx above this 1.25V reference, indicating signal
M9999-120403
December 2003
KS8995M
detect, FXSDx below 1.25V reference indicate signal. When FXSDx below 0.6V then 100BaseFX mode disabled. Since there auto-negotiation 100BaseFX mode, ports must forced either full half-duplex. Note that strap options exist duplex mode port port
100BaseFX Fault
fault occurs when signal detection logically false from receive fiber module. When this occurs, transmission side signals other link sending followed zero idle period between frames. fault disabled through register settings.
10BaseT Transmit
output 10BaseT driver incorporated into 100BaseT driver allow transmission with same magnetics. They internally wave-shaped pre-emphasized into outputs with typical 2.3V amplitude. harmonic contents least 27dB below fundamental when driven all-ones Manchester-encoded signal.
10BaseT Receive
receive side, input buffer level detecting squelch circuits employed. differential input receiver circuit perform decoding function. Manchester-encoded data stream separated into clock signal data. squelch circuit rejects signals with levels less than 400mV with short pulse widths order prevent noises input from falsely triggering decoder. When input exceeds squelch limit, locks onto incoming signal KS8995M decodes data frame. receiver clock maintained active during idle periods between data reception.
Power Management
KS8995M features port power down mode. save power user power down ports that setting port control registers control registers. addition, also supports full chip power down mode. When activated, entire chip will shut down.
MDI/MDI-X Auto Crossover
KS8995M supports MDI/MDI-X auto crossover. This facilitates either straight connection CAT-5 cable crossover CAT-5 cable. auto-sense function will detect remote transmit receive pairs, correctly assign transmit receive pairs from Micrel device. This highly useful when users unaware cable types also save additional uplink configuration connection. auto crossover feature disabled through port control registers.
Auto-Negotiation
KS8995M conforms auto-negotiation protocol described 802.3 committee. Auto-negotiation allows (Unshielded Twisted Pair) link partners select best common mode operation. auto-negotiation link partners advertise capabilities across link each other. auto-negotiation supported link partner KS8995M forced bypass auto-negotiation, then mode observing signal receiver. This known parallel mode because while transmitter sending auto-negotiation advertisements, receiver listening advertisements fixed signal protocol. flow link depicted Figure
Start Auto Negotiation
Force Link Setting
Parallel Operation
Bypass Auto-Negotiation Link Mode
Attempt Auto-Negotiation
Listen 100BaseTX Idles
Listen 10BaseT Link Pulses
Join Flow
Link Mode
Link Mode
Figure Auto-Negotiation December 2003
M9999-120403
KS8995M
Functional Overview: Switch Core
Address Look-Up
internal look-up table stores addresses their associated information. contains unicast address table plus switching information. KS8995M guaranteed learn addresses distinguishes itself from hash-based look-up tables which, depending operating environment probabilities, guarantee absolute number addresses learn.
Learning
internal look-up engine will update table with entry following conditions met: received packet's (Source Address) does exist look-up table. received packet good; packet receiving errors, legal length. look-up engine will insert qualified into table, along with port number, time stamp. table full, last entry table will deleted first make room entry.
Migration
internal look-up engine also monitors whether station moved. happens, will update table accordingly. Migration happens when following conditions met: received packet's table associated source port information different. received packet good; packet receiving errors, legal length. look-up engine will update existing record table with source port information.
Aging
look-up engine will update time stamp information record whenever corresponding appears. time stamp used aging process. record updated period time, look-up engine will remove record from table. look-up engine constantly performs aging process will continuously remove aging records. aging period seconds. This feature enabled disabled through Register external pull-up pull-down resistors LED[5][2]. "Register section.
Forwarding
KS8995M will forward packets using algorithm that depicted following flowcharts. Figure shows stage forwarding algorithm where search engine looks VLAN static table, dynamic table destination address, comes with "port forward (PTF1). PTF1 then further modified spanning tree, IGMP snooping, port mirroring, port VLAN processes come with "port forward (PTF2) shown Figure This where packet will sent.
KS8995M will forward following packets:
Error packets. These include framing errors, errors, alignment errors, illegal size packet errors. 802.3x pause frames. KS8995M will intercept these packets perform appropriate actions. "Local" packets. Based (Destination Address) look-up. destination port from look-up table matches port where packet from, packet defined "local."
Switching Engine
KS8995M features high-performance switching engine move data from MAC's packet buffers. operates store forward mode, while efficient switching mechanism reduces overall latency. KS8995M 64kB internal frame buffer. This resource shared between five ports. buffer sharing mode programmed through Register "Register mode, ports allowed free buffers buffer pool. second mode, each port only allowed total buffer pool. There total buffers available. Each buffer sized 128B.
(Media Access Controller) Operation
KS8995M strictly abides IEEE 802.3 standards maximize compatibility. Inter-Packet (IPG) frame successfully transmitted, 96-bit time measured between consecutive MTXEN. current packet experiencing collision, 96-bit time measured from MCRS next MTXEN. Backoff Algorithm KS8995M implements IEEE 802.3 binary exponential back-off algorithm, optional "aggressive mode" back off. After collisions, packet will optionally dropped depending chip configuration register "Register
M9999-120403
December 2003
KS8995M
Start
PTF1=NULL
VLAN VALID?
-Search VLAN table -Ingress VLAN filtering -Discard NPVID check
Search complete. PTF1 from static table
FOUND
Search Static Table
This search based DA+FID
FOUND
Search complete. PTF1 from dynamic table
FOUND
Dynamic Table Search
This search based DA+FID
FOUND
Search complete. PTF1 from VLAN table
PTF1
Figure Look-Up Flowchart-Stage
PTF1
Spanning Tree Process
-Check receiving port's receive enable -Check destination port's transmit enable -Check whether packets special (BPDU specified)
IGMP Process
-Applied -MAC#5 reserved microprocessor -IGMP will forwarded port
Port Mirror Process
Mirror Mirror Mirror Mirror
Port VLAN Membership Check
PTF2
Figure Resolution Flowchart-Stage December 2003
M9999-120403
KS8995M
Late Collision transmit packet experiences collisions after 512-bit times transmission, packet will dropped. Illegal Frames KS8995M discards frames less than bytes programmed accept frames 1536 bytes register special applications, KS8995M also programmed accept frames 1916 bytes register Since KS8995M supports VLAN tags, maximum sizing adjusted when these tags present. Flow Control KS8995M supports standard 802.3x flow control frames both transmit receive sides. receive side, KS8995M receives pause control frame, KS8995M will transmit next normal frame until timer, specified pause control frame, expires. another pause frame received before current timer expires, timer will updated with value second pause frame. During this period (being flow controlled), only flow control packets from KS8995M will transmitted. transmit side, KS8995M intelligent efficient ways determine when invoke flow control. flow control based availability system resources, including available buffers, available transmit queues available receive queues. KS8995M will flow control port, which just received packet, destination port resource being used KS8995M will issue flow control frame (XOFF), containing maximum pause time defined IEEE standard 802.3x. Once resource freed KS8995M will send other flow control frame (XON) with zero pause time turn flow control (turn transmission port). hysteresis feature provided prevent flow control mechanism from being activated deactivated many times. KS8995M will flow control ports receive queue becomes full. Half-Duplex Back Pressure half-duplex back pressure option (note: 802.3 standards) also provided. activation deactivation conditions same above full-duplex mode. back pressure required, KS8995M will send preambles defer other stations' transmission (carrier sense deference). avoid jabber excessive deference defined 802.3 standard, after certain time will discontinue carrier sense will raise carrier sense quickly. This short silent time carrier sense) prevent other stations from sending packets keeps other stations carrier sense deferred state. port packets send during back pressure situation, carrier-sense-type back pressure will interrupted those packets will transmitted instead. there more packets send, carrier-sense-type back pressure will active again until switch resources free. collision occurs, binary exponential backoff algorithm skipped carrier sense generated immediately, reducing chance further colliding maintaining carrier sense prevent reception packets. ensure packet loss 10BaseT 100BaseTX half-duplex modes, user must enable following: Aggressive backoff (register excessive collision drop (register Back pressure (register These bits default because this IEEE standard. Broadcast Storm Protection KS8995M intelligent option protect switch system from receiving many broadcast packets. Broadcast packets will forwarded ports except source port, thus many switch resources (bandwidth available space transmit queues). KS8995M option include "multicast packets" storm control. broadcast storm rate parameters programmed globally, enabled disabled port basis. rate based 50ms interval 100BT 500ms interval 10BT. beginning each interval, counter cleared zero, rate limit mechanism starts count number bytes during interval. rate definition described Register Register default setting registers 0x4A, which decimal. This equal rate calculated follows: 148,800 frames/sec 50ms/interval frames/interval (approx.) 0x4A
Interface Operation
(Media Independent Interface) specified IEEE 802.3 committee provides common interface between physical layer layer devices. KS8995M provides such interfaces. MII-P5 interface used connect fifth PHY, whereas MII-SW interface used connect fifth MAC. Each these interfaces contains distinct groups signals, transmission other receiving. Table describes signals used MII-P5 interface.
M9999-120403
December 2003
KS8995M
signal MTXEN MTXER MTXD3 MTXD2 MTXD1 MTXD0 MTXC MCOL MCRS MRXDV MRXER MRXD3 MRXD2 MRXD1 MRXD0 MRXC MDIO Description Transmit enable Transmit error Transmit data Transmit data Transmit data Transmit data Transmit clock Collision detection Carrier sense Receive data valid Receive error Receive data Receive data Receive data Receive data Receive clock Management data clock Management data KS8995M signal PMTXEN PMTXER PMTXD[3] PMTXD[2] PMTXD[1] PMTXD[0] PMTXC PCOL PCRS PMRXDV PMRXER PMRXD[3] PMRXD[2] PMRXD[1] PMRXD[0] PMRXC MDIO
Table MII-P5 Signals (PHY Mode)
Mode Connection External MTXEN MTXER MTXD3 MTXD2 MTXD1 MTXD0 MTXC MCOL MCRS MRXDV MRXER MRXD3 MRXD2 MRXD1 MRXD0 MRXC KS8995M Signal SMTXEN SMTXER SMTXD[3] SMTXD[2] SMTXD[1] SMTXD[0] SMTXC SCOL SCRS SMRXDV used SMRXD[3] SMRXD[2] SMRXD[1] SMRXD[0] SMRXC Description Transmit enable Transmit error Transmit data Transmit data Transmit data Transmit data Transmit clock Collision detection Carrier sense Receive data valid Receive error Receive data Receive data Receive data Receive data Receive clock
Mode Connection External MTXEN MTXER MTXD3 MTXD2 MTXD1 MTXD0 MTXC MCOL MCRS MRXDV MRXER MRXD3 MRXD2 MRXD1 MRXD0 MRXC KS8995M Signal SMRXDV used SMRXD[3] SMRXD[2] SMRXD[1] SMRXD[0] SMRXC SCOL SCRS SMTXEN SMTXER SMTXD[3] SMTXD[2] SMTXD[1] SMTXD[0] SMTXC
Table MII-SW Signals
December 2003
M9999-120403
KS8995M
MII-P5 interface operates mode only, while MII-SW interface operates either mode mode. These interfaces nibble wide data interfaces therefore network rate (not encoded). Additional signals transmit side indicate when data valid when error occurs during transmission. Likewise, receive side indicators that convey when data valid without physical layer errors. half-duplex operation there signal that indicates collision occurred during transmission. Note that signal MRXER provided MII-SW interface mode operation signal MTXER provided MII-SW interface mode operation. Normally MRXER would indicate receive error coming from physical layer device. MTXER would indicate transmit error from device. These signals appropriate this configuration. mode operation, device interfacing with KS8995M MRXER pin, should tied low. mode operation, device interfacing with KS8995M MTXER pin, should tied low.
Interface Operation
(Serial Network Interface) compatible with some controllers used network layer protocol processing. This interface directly connected these types devices. signals divided into groups, transmission other reception. signals involved described Table
Signal TXEN Description Transmit enable Serial transmit data Transmit clock Collision detection Carrier sense Serial receive data Receive clock KS8995M Signal SMTXEN SMTXD[0] SMTXC SCOL SMRXDV SMRXD[0] SMRXC
Table Signals This interface wide data interface therefore runs network rate (not encoded). additional signal transmit side indicates when data valid. Likewise, receive side indicator that conveys when data valid. half-duplex operation there signal that indicates collision occurred during transmission.
Advanced Functionality
Spanning Tree Support
support spanning tree, port designated port processor. other ports (port port configured five spanning tree states "transmit enable," "receive enable" "learning disable" register settings Registers ports respectively. following description shows port setting software actions taken each five spanning tree states. Disable state: port should forward receive packets. Learning disabled. Port setting: "transmit enable receive enable learning disable Software action: processor should send packets port. switch still send specific packets processor (packets that match some entries static table with "overriding bit" set) processor should discard those packets. Note: processor connected port interface. Address learning disabled port this state. Blocking state: only packets processor forwarded. Learning disabled. Port setting: "transmit enable receive enable learning disable Software action: processor should send packets port(s) this state. processor should program static table with entries that needs receive (e.g. BPDU packets). "overriding" should also that switch will forward those specific packets processor. Address learning disabled port this state. Listening state: only packets from processor forwarded. Learning disabled. Port setting: "transmit enable receive enable learning disable Software action: processor should program static table with entries that needs receive (e.g. BPDU packets). "overriding" should that switch will forward those specific packets processor. processor send packets port(s) this state, "Special Tagging Mode" section details. Address learning disabled port this state.
M9999-120403
December 2003
KS8995M
Learning state: only packets from processor forwarded. Learning enabled. Port setting: "transmit enable receive enable learning disable Software action: processor should program static table with entries that needs receive (e.g. BPDU packets). "overriding" should that switch will forward those specific packets processor. processor send packets port(s) this state, "Special Tagging Mode" section details. Address learning enabled port this state. Forwarding state: packets forwarded received normally. Learning enabled. Port setting: "transmit enable receive enable learning disable Software action: processor should program static table with entries that needs receive (e.g. BPDU packets). "overriding" should that switch will forward those specific packets processor. processor send packets port(s) this state, "Special Tagging Mode" section details. Address learning enabled port this state.
Special Tagging Mode
special tagging mode designed spanning tree protocol IGMP snooping flexible other applications. special tagging mode, similar 802.1q, requires software change network drivers insert/modify/strip/interpret special tag. This mode enabled setting both register register 80-bit
802.1q Format TPID (tag protocol identifier, 0x8100) Special Format STPID (special identifier, 0x8100) 0x810 "port mask")
Table Special Tagging Mode Format STPID will only seen used port interface, which should connected processor. Packets from processor switch should tagged with STPID port mask defined below: "0001" packet port only "0010" packet port only "0100" packet port only "1000" packet port only "0011" packet broadcast port port "1111" packet broadcast port "0000" normal tag, will KS8995M internal look-up result. Normal packets should this setting. packets from processors have tag, KS8995M will treat them normal packets internal look-up will performed. KS8995M uses non-zero "port mask" bypass look-up result override port setting, regardless port states (blocking, disable, listening, learning). Table shows egress rules when dealing with STPID.
December 2003
M9999-120403
KS8995M
Port "Tag Insertion" Port "Tag Removal"
Ingress Field (0x810+ port mask)
Egress Action Field Modify field 0x8100 Recalculate change null Replace with ingress (port port null
(0x810+ port mask)
(STPID TCI) will removed Padding bytes necessary Recalculate Modify field 0x8100 Recalculate change null Replace with ingress (port port null Modify field 0x8100 Recalculate change null Replace with ingress (port port null
(0x810+ port mask)
(0x810+ port mask)
Tagged
Don't care
Don't care
Determined dynamic address table
Table STPID Egress Rules (Processor Switch Port packets from regular ports (port port port port mask used tell processor which port packet received defined "0001" from port "0010" from port "0100" from port "1000" from port values other than previous four defined should received this direction special mode. Table shows egress rule this direction.
Ingress Packets Tagged with 0x8100 Egress Action Field Modify TPID 0x810 "port mask," which indicates source port change TCI, null Replace null with ingress port Recalculate
tagged
Insert TPID 0x810 "port mask," which indicates source port Insert with ingress port Recalculate
Table STPID Egress Rules (Switch Processor)
IGMP Support
There parts involved support IGMP layer first part "IGMP" snooping. switch will trap IGMP packets forward them only processor port. IGMP packets identified packets (either Ethernet packets IEEE 802.3 SNAP packets) version protocol number 0x2. second part "multicast address insertion" static table. Once multicast address programmed static table, multicast session will trimmed subscribed ports, instead broadcasting ports. enable this feature, register Also "special mode" needs enabled, that processor knows which port IGMP packet received Enable "special mode" setting both register register 80-bit
M9999-120403
December 2003
KS8995M
Port Mirroring Support
KS8995M supports "port mirror" comprehensively "Receive Only" mirror port. packets received port will mirrored sniffer port. example, port programmed sniff," port programmed "sniffer port." packet, received port destined port after internal look-up. KS8995M will forward packet both port port KS8995M optionally forward even "bad" received packets port "Transmit Only" mirror port. packets transmitted port will mirrored sniffer port. example, port programmed sniff," port programmed "sniffer port." packet, received ports, destined port after internal look-up. KS8995M will forward packet both port port "Receive Transmit" mirror ports. packets received port transmitted port will mirrored sniffer port. turn "AND" feature, register example, port programmed sniff," port programmed "transmit sniff" port programmed "sniffer port." packet, received port destined port after internal look-up. KS8995M will forward packet port only, since does meet "AND" condition. packet, received port destined port after internal lookup. KS8995M will forward packet both port port Multiple ports selected sniffed" sniffed." port selected "sniffer port." these port features selected through Register
VLAN Support
KS8995M supports active VLANs 4096 possible VLANs specified IEEE 802.1q. KS8995M provides 16-entry VLAN table, which converts bits) (4bits) address look-up. non-tagged null-VID-tagged packet received, ingress port used look-up. VLAN mode, look-up process starts with VLAN table look-up determine whether valid. valid, packet will dropped address will learned. valid, retrieved further look-up. FID+DA used determine destination port. FID+SA used learning purposes.
found Static table DA+FID found Dynamic table Don't care Don't care
Flag? Don't care Don't care
Match? Don't care Don't care Don't care
Action Broadcast membership ports defined VLAN table [20:16] Send destination port defined dynamic table [54:52] Send destination port(s) defined static table [52:48] Broadcast membership ports defined VLAN table [20:16] Send destination port defined dynamic table [54:52] Send destination port(s) defined static table [52:48]
Table FID+DA Look-Up VLAN Mode
December 2003
M9999-120403
KS8995M
SA+FID found Dynamic table
Action SA+FID will learned into dynamic table. Time stamp will updated
Table FID+SA Look-Up VLAN Mode Advanced VLAN features also supported KS8995M, such "VLAN ingress filtering" "discard PVID" defined register These features controlled port basis.
Rate Limit Support
KS8995M supports hardware rate limiting "receive" "transmit" independently port basis. also supports rate limiting priority non-priority environment. rate limit starts from 0Kbps goes line rate steps 32Kbps. KS8995M uses second interval. beginning each interval, counter cleared zero, rate limit mechanism starts count number bytes during this interval. receive, number bytes exceeds programmed limit, switch will stop receiving packets port until "one second" interval expires. There option provided flow control prevent packet loss. rate limit programmed greater than equal 128Kbps byte counter bytes below limit, flow control will triggered. rate limit programmed lower than 128Kbps byte counter bytes below limit, flow control will triggered. transmit, number bytes exceeds programmed limit, switch will stop transmitting packets port until "one second" interval expires. priority enabled, KS8995M support different rate controls both high priority priority packets. This programmed through registers
M9999-120403
December 2003
KS8995M
Configuration Interface
KS8995M function managed switch unmanaged switch. EEPROM micro-controller exists, KS8995M will operate from default setting. Some default settings configured strap options indicated table below.
Name TEST1 MUX1 MUX2 PU/PD Description normal operation. Factory test pin. MUX1 MUX2 should left unconnected normal operation. They factory test pins Mode Normal Operation Remote Analog Loopback Mode Testing only Reserved Power Save Mode Testing only PMRXD3 PMRXD2 PMRXD1 PMRXD0 PMRXER PCRS Ipd/O Ipd/O Ipd/O Ipd/O Ipd/O Ipd/O Mux1 Mux2
PHY[5] receive Strap option: (default) enable flow control; disable flow control. PHY[5] receive Strap option: (default) disable back pressure; enable back pressure. PHY[5] receive Strap option: (default) drop excessive collision packets; does drop excessive collision packets. PHY[5] receive Strap option: (default) disable aggressive back-off algorithm half-duplex mode; enable performance enhancement. PHY[5] receive error. Strap option: (default) 1522/1518 bytes; packet size 1536 bytes. PHY[5] carrier sense/Force duplex mode. "Register port only. (default) Force half-duplex auto-negotiation disabled fails. Force full-duplex auto-negotiation disabled fails. PHY[5] collision detect/ Force flow control. "Register port only. (default) force flow control. Force flow control. Switch receive Strap option: (default) Disable Switch full-duplex flow control; Enable Switch full-duplex flow control. Switch receive Strap option: (default) Switch full-duplex mode; Switch half-duplex mode. Switch receive Strap option: (default) Switch 100Mbps mode; Switch 10Mbps mode. Switch receive Strap option: Mode (default) Mode Mode "Register 11." Mode LEDX_2 LEDX_1 LEDX_0 Lnk/Act Fulld/Col Speed Mode 100Lnk/Act 10Lnk/Act Fulld
PCOL SMRXD3 SMRXD2 SMRXD1 SMRXD0
Ipd/O Ipd/O Ipd/O Ipd/O Ipd/O
December 2003
M9999-120403
KS8995M
Name SCONF1 PU/PD Description Dual configuration pin. Pin# (91, 87): SCONF0 LED5-2 LED5-1 Ipu/O Ipu/O Switch Disable, Otri Mode Mode Mode Disable Mode Mode Mode Disable, Otri Disable, Otri Disable, Otri Disable, Otri Disable Mode Mode Mode
Dual configuration pin. indicator Strap option: Aging setup. "Aging" section. (default) Aging Enable; Aging disable. indicator Strap option: (default): enable I/F. tristate output. "pin# SCONF1." Serial configuration EEPROM present, KS8995M will start itself with chip default (00). Configuration PS[1:0]=00 PS[1:0]=01 PS[1:0]=10 PS[1:0]=11 Serial Configuration Master Mode EEPROM Reserved Slave Mode Interface Factory Test Mode (BIST)
TEST2
Serial configuration pin. "pin# 113." normal operation. Factory test pin.
M9999-120403
December 2003
KS8995M
Master Serial Configuration 2-wire EEPROM exists, KS8995M perform more advanced features like "broadcast storm protection," "rate control," etc. EEPROM should have entire valid configuration data from register register defined "Memory Map," except status registers. After reset, KS8995M will start read registers sequentially from EEPROM. configuration access time (tprgm) less than 15ms shown Figure
RST_N
prgm
Figure KS8995M EEPROM Configuration Timing Diagram configure KS8995M with pre-configured EEPROM following steps: board level, connect KS8995M EEPROM. Connect KS8995M EEPROM. input signals PS[1:0] (pins 114, respectively) "00". This puts KS8995M serial configuration into master mode. sure board level reset signal connected KS8995M reset signal (RST_N). Program contents EEPROM before placing board with desired configuration data. Note that first byte EEPROM must "95" loading occur properly. this value correct, other data will ignored. Place EEPROM board power board. Assert active-low board level reset RST_N KS8995M. After reset deasserted, KS8995M will begin reading configuration data from EEPROM. configuration access time (tprgm) less than 15ms. Note: proper operation, make sure (PWRDN_N) asserted during reset operation.
Slave Serial Configuration KS8995M also slave device. Through SPI, entire feature enabled, including "VLAN," "IGMP snooping," "MIB counters," etc. external master device access register from register register randomly. system should configure desired settings before enabling switch KS8995M. enable switch, write register standard commands supported (00000011 "READ DATA," 00000010 "WRITE DATA"). speed configuration time, KS8995M also supports multiple reads writes. After byte written read from KS8995M, internal address counter automatically increments Slave Select signal (SPIS_N) continues driven low. SPIS_N kept after first byte read, next byte next address will shifted SPIQ. SPIS_N kept after first byte written, bits Master Slave Input (SPID) line will written next address. Asserting SPIS_N high terminates read write operation. This means that SPIS_N signal must asserted high then again before issuing another command address. address counter wraps back zero once reaches highest address. Therefore entire register written read from issuing single command address. KS8995M able support 5MHz bus. high performance master recommended prevent internal counter overflow.
December 2003
M9999-120403
KS8995M
KS8995M SPI: board level, connect KS8995M pins follows:
KS8995M Number KS8995M Signal Name SPIS_N SPIC SPID SPIQ Microprocessor Signal Description Slave Select Clock Master Slave Input Master Slave Output
Table Connections input signals PS[1:0] (pins respectively) "10" serial configuration slave mode. Power board assert reset signal. After reset, start switch register will `0'. Configure desired settings KS8995M before setting start register `1'. Write configuration registers using typical write data cycle shown Figure multiple write shown Figure Note that data input SPID registered rising edge SPIC. Registers read configuration verified with typical read data cycle shown Figure multiple read shown Figure Note that read data registered SPIQ falling edge SPIC. After configuration written verified, write register begin KS8995M operation.
M9999-120403
December 2003
KS8995M
SPIS_N SPIC SPID SPIQ
WRITE COMMAND
WRITE ADDRESS
WRITE DATA
Figure Write Data Cycle
SPIS_N SPIC SPID SPIQ
READ COMMAND
READ ADDRESS
READ DATA
Figure Read Data Cycle
December 2003
M9999-120403
KS8995M
SPIS_N SPIC SPID SPIQ
WRITE COMMAND SPIS_N SPIC SPID SPIQ
WRITE ADDRESS
Byte
Byte
Byte
Byte
Figure Multiple Write
SPIS_N SPIC SPID SPIQ
READ COMMAND SPIS_N SPIC SPID SPIQ
READ ADDRESS
Byte
Byte
Byte
Byte
Figure Multiple Read
Management Interface (MIIM)
standard MIIM interface provided five devices KS8995M. external device with MDC/MDIO capability able read status configure settings. details MIIM interface standard please reference IEEE 802.3 specification (section 22.2.4.5). MIIM interface does have access configuration registers KS8995M. only access standard registers. "MIIM Registers." interface, other hand, used access entire KS8995M feature set.
M9999-120403
December 2003
KS8995M
Register Description
Offset Decimal 2-11 12-15 16-29 30-31 32-45 46-47 48-61 62-63 64-77 78-79 80-93 94-95 96-103 104-109 110-111 112-120 121-122 123-124 125-126 0x00-0x01 0x02-0x0B 0x0C-0x0F 0x10-0x1D 0x1E-0x2F 0x20-0x2D 0x2E-0x2F 0x30-0x3D 0x3E-0x3F 0x40-0x4D 0x4E-0x4F 0x50-0x5D 0x5E-0x5F 0x60-0x67 0x68-0x6D 0x6E-0x6F 0x70-0x78 0x79-0x7A 0x7B-0x7C 0x7D-0x7E 0x7F Description Chip Registers Global Control Registers Reserved Port Control Registers Port Status Registers Port Control Registers Port Status Registers Port Control Registers Port Status Registers Port Control Registers Port Status Registers Port Control Registers Port Status Registers Priority Control Registers Address Registers Indirect Access Control Registers Indirect Data Registers Digital Testing Status Registers Digital Testing Control Registers Analog Testing Control Registers Analog Testing Status Register
Global Registers
Address Name Description Mode Default Register (0x00): Chip Family Chip family 0x95
Register (0x01): Chip Start Switch Chip Revision Start Switch assigned series. (95M) Revision start chip when external pins (PS1, PS0) (1,0) (0,1). Note: (PS1,PS0) (0,0) mode, chip will start automatically, after trying read external EEPROM. EEPROM does exist, chip will default values internal registers. EEPROM present, contents EEPROM will checked. switch will check: Register 0x95, Register [7:4] 0x0. this check contents EEPROM will override chip register default values.=0, chip will start when external pins (PS1, PS0) (1,0) (0,1). Note: (PS1, PS0) (1,1) factory test only.
December 2003
M9999-120403
KS8995M
Address Name Description Mode Default
Register (0x02): Global Control Reserved 802.1p base priority Reserved Used classify priority incoming 802.1q packets. "User priority" compared against this value. classified high priority. classified priority. enable interface. (Note: enabled, switch will tri-state outputs)
Enable
LED[5][1] strap option. Pull-down (0): isolate. Pull-up (1): Enable. Note: LED[5][1] internal pull-up.
Buffer share mode
buffer pool shared ports. port more buffer when other ports busy. port only allowed buffer pool. switch will drop packets with 0x8808 filed, DA=01-80-C2-00-00-01. switch will drop packets qualified "flow control" packets. link change from "link" link" will cause fast aging (<800µs) address table faster. After cycle complete, logic will return normal (300 seconds Note: port unplugged, addresses will automatically aged out.
mode
Link change
Register (0x03): Global Control Pass frames switch packets including ones. Used solely debugging purpose. Works conjunction with sniffer mode. Reserved will enable transmit flow control based result. will enable transmit flow control regardless result.
Reserved IEEE 802.3x Transmit flow control disable
PMRXD3 strap option. Pull-down(0): Enable flow control. Pull-up (1): Disable tx/rx flow control. Note: PMRXD3 internal pulldown. PMRXD3 strap option. Pull-down (0): Enable flow control. Pull-up (1): Disable tx/rx flow control. Note: PMRXD3 internal pulldown.
IEEE 802.3x Receive flow control disable
will enable receive flow control based result. will enable receive flow control regardless result. Note: default values controlled same pin, they programmed independently.
Frame Length field check
will check frame length field IEEE packets. actual length does match, packet will dropped. (for 1500)
M9999-120403
December 2003
KS8995M
Address Name Aging enable Description Enable function chip Disable aging function Mode Default
LED[5][2] strap option. Pull-down (0): Aging disable. Pull-up (1): Aging enable. Note: LED[5][2] internal pull PMRXD0 strap option. Pull-down (0): Disable aggressive back off. Pull-up (1): Aggressive back off. Note: PMRXD0 internal pull down.
Fast enable Aggressive back enable
Turn fast (800µs) Enable more aggressive backoff algorithm half duplex mode enhance performance. This IEEE standard.
Register (0x04): Global Control Unicast port-VLAN mismatch discard This feature used port-VLAN. (described reg17, reg33.) packets cross VLAN boundary. unicast packets (excluding unknown/ mutlicast/broadcast) cross VLAN boundary. "Broadcast Storm Protection" does include multicast packets. Only DA=FFFFFFFFFFFF packets will regulated. "Broadcast Storm Protection" includes FFFFFFFFFFFF DA[40] packets. carrier sense based backpressure selected. collision based backpressure selected. fair mode selected. this mode, flow control port non-flow control port talk same destination port, packets from non-flow control port dropped. This prevent flow control port from being flow controlled extended period time. this mode, flow control port non-flow control port talk same destination port, flow control port will flow controlled. This "fair" flow control port. switch will drop packets when more collisions occur. switch will drop packets when more collisions occur.
Multicast Storm protection disable
Back pressure mode Flow control back pressure fair mode
excessive collision drop
PMRXD1 strap option. Pull-down (0): Drop excessive collision packets. Pull-up (1): Don't drop excessive collision packets. Note: PMRXD1 internal pull down.
Huge packet support
will accept packet sizes 1916 bytes (inclusive). This setting will override setting from same register. packet size will determined this register.
December 2003
M9999-120403
KS8995M
Address Name Legal Maximum Packet size check disable Description will accept packet sizes 1536 bytes (inclusive). 1522 bytes tagged packets (not including packets with STPID from ports 1-4), 1518 bytes untagged packets. packets larger than specified value will dropped. Mode Default
PMRXER strap option. Pull-down (0): 1518/1522 byte packets. Pull-up (1): 1536 byte packets. Note: PMRXER internal pull down.
Priority Buffer reserve
Each output queue pre-allocated buffers, used exclusively high priority packets. recommended enable this when priority queue feature turned reserved buffers high priority packets.
Register (0x05): Global Control 802.1q VLAN enable 802.1q VLAN mode turned VLAN table needs before operation. 802.1q VLAN disabled. IGMP snoop enabled. IGMP packets will forwarded switch port. IGMP snoop disabled. direct mode port This special mode switch interface. Using preamble before MRXDV direct switch forward packets, bypassing internal look-up. normal operation. packets forwarded switch interface will pre-tagged with source port number. (preamble before MRXDV) normal operation. always deliver high priority packets first. deliver high/low packets ratio 10/1. deliver high/low packets ratio 5/1. deliver high/low packets ratio 2/1. last digits field used mask determine which port(s) packet should forwarded masks. will sniff (both source port destination port need match). will sniff (Either source port destination port needs match). This mode used implement only sniff.
IGMP snoop enable Switch interface Enable direct mode Switch interface
Enable Switch interface
Priority Scheme select
Enable "tag" mask
Sniff mode select
Register (0x06): Global Control Switch back pressure enable Switch half duplex mode enable half-duplex back pressure switch interface. disable back pressure switch interface. enable interface half-duplex mode. enable interface full-duplex mode.
SMRXD2 strap option. Pull-down (0): Full duplex mode. Pull-up (1): Half duplex mode Note: SMRXD2 internal pull down.
M9999-120403
December 2003
KS8995M
Address Name Switch flow control enable Description enable full-duplex flow control switch interface. disable full-duplex flow control switch interface. Mode Default
SMRXD3 strap option. Pull-down (0): disable flow control. Pull-up(1): enable flow control. Note: SMRXD3 internal pulldown. SMRXD1 strap option. Pull-down (0): Enable 100Mbps. Pull-up (1): Enable 10Mpbs. Note: SMRXD1 internal pulldown.
Switch 10BT
switch interface 10Mbps mode. switch interface 100Mbps mode.
Null replacement Broadcast storm protection rate [10:8]
will replace null with port VID(12 bits). replacement null VID. This along with next register determines many byte blocks" packet data allowed input port preset period. period 50ms 100BT 500ms 10BT. default
Register (0x07): Global Control Broadcast storm protection rate [7:0] This along with previous register determines many byte blocks" packet data allowed input port preset period. period 50ms 100BT 500ms 10BT. default 0x4A(1)
Note: 148,800 frames/sec 50ms/interval frames/interval (approx.) 0x4A
Register (0x08): Global Control Factory testing Reserved 0x24
Register (0x09): Global Control Factory testing Reserved 0x28
Register (0x0A): Global Control Factory testing Reserved 0x24
Register (0x0B): Global Control Reserved mode mode mode SMRXD0 strap option. Pull-down (0): Enabled mode Pull-up (1): Enabled mode Note: SMRXD0 internal pull-down
Mode LEDX_2 LEDX_1 LEDX_0 Special TPID mode Lnk/Act Fulld/Col Speed
Mode 100Lnk/Act 10Lnk/Act Fulld
Used direct mode forwarding from port "Spanning Tree" functional description.
December 2003
M9999-120403
KS8995M
Port Registers
following registers used enable features that assigned port basis. register assignments same ports, address each port different, indicated.
Register (0x10): Port Control Register (0x20): Port Control Register (0x30): Port Control Register (0x40): Port Control Register (0x50): Port Control Address Name Broadcast storm protection enable Diffserv priority classification enable 802.1p priority classification enable Port-based priority classification enable Description enable broadcast storm protection ingress packets port. disable broadcast storm protection. enable DiffServ priority classification ingress packets port. disable DiffServ function. enable 802.1p priority classification ingress packets port. disable 802.1p. ingress packets port will classified high priority "DiffServ" "802.1p" classification enabled fails classify. ingress packets port will classified priority "DiffServ" "802.1p" classification enabled fails classify. Note: "DiffServ", "802.1p" port priority enabled same time. OR'ed result 802.1p DSCP overwrites port priority. Reserved when packets output port, switch will 802.1q tags packets without 802.1q tags when received. switch will tags packets already tagged. inserted ingress port's "port VID" disable insertion. when packets output port, switch will remove 802.1q tags from packets with 802.1q tags when received. switch will modify packets received without tags. disable removal. port output queue split into high priority queues. single output queue port. There priority differentiation even though packets classified into high priority. Mode Default
Reserved insertion
removal
Priority enable
Register (0x11): Port Control Register (0x21): Port Control Register (0x31): Port Control Register (0x41): Port Control Register (0x51): Port Control Address Name Sniffer port Description Port designated sniffer port will transmit packets that monitored. Port normal port. packets received port will marked "monitored packets" forwarded designated "sniffer port." receive monitoring. Mode Default
Receive sniff
M9999-120403
December 2003
KS8995M
Address Name Transmit sniff Description packets transmitted port will marked "monitored packets" forwarded designated "sniffer port." transmit monitoring. Define port's "Port VLAN membership." stands port port port Port only communicate within membership. includes port membership, excludes port from membership. Mode Default
Port VLAN membership
0x1f
Register (0x12): Port Control Register (0x22): Port Control Register (0x32): Port Control Register (0x42): Port Control Register (0x52): Port Control Address Name Reserved Ingress VLAN filtering Description Reserved switch will discard packets whose port membership VLAN table bit[20:16] does include ingress port. ingress VLAN filtering. switch will discard packets whose does match ingress port default VID. packets will discarded. will always enable flow control port, regardless result. flow control enabled based result. Note: Setting port both half-duplex forced flow control illegal configuration. half-duplex enable back pressure. Mode Default
Discard PVID packets
Force flow control
port only, there special configuration default, PCOL strap option. Pull-down (0): Force flow control Pull-up (1): Force flow control. Note: PCOL internal pull down. PMRXD2 strap option. Pull-down (0): disable back pressure. Pull-up (1): enable back pressure. Note: PMRXD2 internal pull-down.
Back pressure enable
enable port's half-duplex back pressure. disable port's half-duplex back pressure.
Note:
Transmit enable Receive enable Learning disable
enable packet transmission port. disable packet transmission port. enable packet reception port. disable packet reception port. disable switch address learning capability. enable switch address learning.
Bits used spanning tree support. "Spanning Tree Support" section.
December 2003
M9999-120403
KS8995M
Register (0x13): Port Control Register (0x23): Port Control Register (0x33): Port Control Register (0x43): Port Control Register (0x53): Port Control Address Name Default [15:8] Description Port's default tag, containing 7-5: user priority bits VID[11:8] Mode Default
Register (0x14): Port Control Register (0x24): Port Control Register (0x34): Port Control Register (0x44): Port Control Register (0x54): Port Control Address Name Default [7:0] Description Default port tag, containing 7-0: VID[7:0] Mode Default
Note: Registers (and those corresponding other ports) serve purposes: Associated with ingress untagged packets, used egress tagging; Default ingress untagged null-VID-tagged packets, used address look-up.
Register (0x15): Port Control Register (0x25): Port Control Register (0x35): Port Control Register (0x45): Port Control Register (0x55): Port Control Address Name Transmit high priority rate control [7:0] Description This along with port control bits [3:0] form 12-bit field determine many "32Kbps" high priority blocks transmitted. unit bytes second period.) Mode Default
Register (0x16): Port Control Register (0x26): Port Control Register (0x36): Port Control Register (0x46): Port Control Register (0x56): Port Control Address Name Transmit priority rate control [7:0] Description This along with port control bits [7:4] form 12-bit field determine many "32Kbps" priority blocks transmitted. unit bytes second period.) Mode Default
Register (0x17): Port Control Register (0x27): Port Control Register (0x37): Port Control Register (0x47): Port Control Register (0x57): Port Control Address Name Transmit priority rate control [11:8] Description This along with port control bits [7:0] form 12-bit field determine many "32Kbps" priority blocks transmitted. unit bytes second period.) This along with port control bits [7:0] form 12-bit field determine many "32Kbps" high priority blocks transmitted. unit bytes second period.) Mode Default
Transmit high priority rate control [11:8]
M9999-120403
December 2003
KS8995M
Register (0x18): Port Control Register (0x28): Port Control Register (0x38): Port Control Register (0x48): Port Control Register (0x58): Port Control Address Name Receive high priority rate control [7:0] Description This along with port control bits [3:0] form 12-bit field determine many "32Kbps" high priority blocks received. unit bytes second period.) Mode Default
Register (0x19): Port Control Register (0x29): Port Control Register (0x39): Port Control Register (0x49): Port Control Register (0x59): Port Control Address Name Receive priority rate control [7:0] Description This along with port control bits [7:4] form 12-bit field determine many "32Kbps" priority blocks received. unit bytes second period.) Mode Default
Register (0x1A): Port Control Register (0x2A): Port Control Register (0x3A): Port Control Register (0x4A): Port Control Register (0x5A): Port Control Address Name Receive priority rate control [11:8] Description This along with port control bits [7:0] form 12-bit field determine many "32Kbps" priority blocks received. unit bytes second period.) This along with port control bits [7:0] form 12-bit field determine many "32Kbps" high priority blocks received. unit bytes second period.) Mode Default
Receive high priority rate control [11:8]
Register (0x1B): Port Control Register (0x2B): Port Control Register (0x3B): Port Control Register (0x4B): Port Control Register (0x5B): Port Control Address Name Receive differential priority rate control Description also this will enable receive rate control this port priority packets priority rate. also `1', this will enable receive rate control high priority packets high priority rate receive rate control will based priority rate packets this port. enable port's priority receive rate control feature. disable port's priority receive rate control. also this will enable port's high priority receive rate control feature. `1', receive packets this port will rate controlled priority rate. disable port's high priority receive rate control feature. flow control asserted port's priority receive rate exceeded. flow control asserted port's priority receive rate exceeded. Mode Default
priority receive rate control enable High priority receive rate control enable
priority receive rate flow control enable
December 2003
M9999-120403
KS8995M
Address Name High priority receive rate flow control enable Description flow control asserted port's high priority receive rate exceeded. this, differential receive rate control must on.) flow control asserted port's high priority receive rate exceeded. will transmit rate control both high priority packets based rate counters defined high priority packets respectively. will transmit rate control packets. rate counters defined priority will used. enable port's priority transmit rate control feature. disable port's priority transmit rate control feature. enable port's high priority transmit rate control feature. disable port's high priority transmit rate control feature. Mode Default
Transmit differential priority rate control
priority transmit rate control enable
High priority transmit rate control enable
Register (0x1C): Port Control Register (0x2C): Port Control Register (0x3C): Port Control Register (0x4C): Port Control Register (0x5C): Port Control
Note: Port Control Port Status contents accessed MIIM (MDC/MDIO) interface standard MIIM register definition.
Address
Name Disable auto-negotiation
Description disable auto-negotiation, speed duplex decided same register. auto-negotiation forced 100BT disabled (bit forced 10BT disabled (bit forced full-duplex disabled enabled failed. forced half-duplex disabled enabled failed.
Mode
Default
Forced speed Forced duplex
port only, there special configure default, PCRS strap option. Pull-down (0): Force half-duplex. Pull-up (1): Force full-duplex. Note: PCRS internal pull down.
Advertised flow control capability Advertised 100BT full-duplex capability Advertised 100BT half-duplex capability Advertised 10BT full-duplex capability
advertise flow control capability. suppress flow control capability from transmission link partner. advertise 100BT full-duplex capability. suppress 100BT full-duplex capability from transmission link partner. advertise 100BT half-duplex capability. suppress 100BT half-duplex capability from transmission link partner. advertise 10BT full-duplex capability. suppress 10BT full-duplex capability from transmission link partner.
M9999-120403
December 2003
KS8995M
Address Name Advertised 10BT half-duplex capability Description advertise 10BT half-duplex capability. suppress 10BT half-duplex capability from transmission link partner. Mode Default
Register (0x1D): Port Control Register (0x2D): Port Control Register (0x3D): Port Control Register (0x4D): Port Control Register (0x5D): Port Control Address Name Description Turn port's LEDs (LEDx_2, LEDx_1, LEDx_0, where port number). These pins will driven high this one. normal operation. disable port's transmitter. normal operation. restart auto-negotiation. normal operation. disable fault detection pattern transmission. enable fault detection pattern transmission. power down normal operation disable auto MDI/MDIX function. enable auto MDI/MDIX function. auto MDI/MDIX disabled, force into mode. force into mode. Perform "local loopback," (ie. loopback PHYs back RX). normal operation. Mode Default
Txids Restart Disable fault Power down Disable auto MDI/MDIX Forced
Loopback
Register (0x1E): Port Status Register (0x2E): Port Status Register (0x3E): Port Status Register (0x4E): Port Status Register (0x5E): Port Status Address Name MDIX status done Link good Partner flow control capability Partner 100BT full-duplex capability Partner 100BT half-duplex capability Partner 10BT full-duplex capability Partner 10BT half-duplex capability Description MDIX done done link good link good link partner flow control capable link partner flow control capable link partner 100BT full-duplex capable link partner 100BT full-duplex capable link partner 100BT half-duplex capable link partner 100BT half-duplex capable link partner 10BT full-duplex capable link partner 10BT full-duplex capable link partner 10BT half-duplex capable link partner 10BT half-duplex capable Mode Default
December 2003
M9999-120403
KS8995M
Register (0x1F): Port Status Register (0x2F): Port Status Register (0x3F): Port Status Register (0x4F): Port Status Register (0x5F): Port Status Address Name Reserved Description perform loopback, i.e. loopback MAC's back normal operation. fault status detected. fault status detected. Mode Default
fault
Advanced Control Registers
IPv4 priority control registers implement fully decoded DSCP (Differentiated Services Code Point) register used determine priority from field header. most significant bits field fully decoded into possibilities, singular code that results compared against corresponding DSCP register. register priority high; priority low.
Address Name Description Mode Default
Register (0x60): Priority Control Register DSCP[63:56] 00000000
Register (0x61): Priority Control Register DSCP[55:48] 00000000
Register (0x62): Priority Control Register DSCP[47:40] 00000000
Register (0x63): Priority Control Register DSCP[39:32] 00000000
Register (0x64): Priority Control Register DSCP[31:24] 00000000
Register (0x65): Priority Control Register DSCP[23:16] 00000000
Register (0x66): Priority Control Register DSCP[15:8] 00000000
Register (0x67): Priority Control Register DSCP[7:0] 00000000
Registers define switching engine's address. This 48-bit address used source address pause control frames.
Register (0x68): Address Register MACA[47:40] 0x00
Register (0x69): Address Register MACA[39:32] 0x10
Register (0x6A): Address Register MACA[31:24] 0xA1
Register (0x6B): Address Register MACA[23:16] 0xff
Register (0x6C): Address Register MACA[15:8] 0xff
Register (0X6D): Address Register MACA[7:0] 0xff
registers read write data static address table, VLAN table, dynamic address table, counters.
M9999-120403
December 2003
KS8995M
Address Name Description Mode Default
Register (0x6E): Indirect Access Control Reserved Read High Write Table select Reserved read cycle write cycle static address table selected VLAN table selected dynamic address table selected counter selected indirect address
Indirect address high
Register (0x6F): Indirect Access Control Indirect address indirect address 00000000
Note: write register will actually trigger command. Read write access will decided reg110.
Register (0x70): Indirect Data Register 68-64 Indirect data 68-64 indirect data 00000
Register (0x71): Indirect Data Register 63-56 Indirect data 63-56 indirect data 00000000
Register (0x72): Indirect Data Register 55-48 Indirect data 55-48 indirect data 00000000
Register (0x73): Indirect Data Register 47-40 Indirect data 47-40 indirect data 00000000
Register (0x74): Indirect Data Register 39-32 Indirect data 39-32 indirect data 00000000
Register (0x75): Indirect Data Register 31-24 Indirect data 31-24 indirect data 00000000
Register (0x76): Indirect Data Register 23-16 Indirect data 23-16 indirect data 00000000
Register (0x77): Indirect Data Register 15-8 Indirect data 15-8 indirect data 00000000
Register (0x78): Indirect Data Register Indirect data indirect data 00000000
write read to/from registers 127. Doing prevent proper operation. Micrel internal testing only.
Register (0x79): Digital Testing Status Factory testing Reserved Qm_split status
Register (0x7A): Digital Testing Status Factory testing Reserved Dbg[7:0]
Register (0x7B): Digital Testing Control Factory testing Reserved Dbg[12:8]
Register (0x7C): Digital Testing Control Factory testing Reserved
Register (0x7D): Analog Testing Control Factory testing Reserved M9999-120403
December 2003
KS8995M
Address Name Description Mode Default
Register (0x7E): Analog Testing Control Factory testing Reserved
Register (0x7F): Analog Testing Status Factory testing Reserved
M9999-120403
December 2003
KS8995M
Static Address
KS8995M static dynamic address table. When look-up requested, both tables will searched make packet forwarding decision. When look-up requested, only dynamic table searched aging, migration learning purposes. static look-up result will have precedence over dynamic look-up result. there matches both tables, result from static table will used. static table only accessed controlled external master (usually processor). entries static table will aged KS8995M. external device does addition, modification deletion.
Note: Register assignments different static table reads static table write shown tables below.
Address
Name
Description
Mode
Default
Format Static Table Reads entries) 60-57 Reserved Override Filter VLAN representing active VLANs (FID+MAC) look-up static table. only look-up static table. Reserved override spanning tree "transmit enable "receive enable setting. This used spanning tree implementation. override. this entry valid, look-up result will used this entry valid. bits control forward ports, example: 00001, forward port 00010, forward port 10000, forward port 00110, forward port port 11111, broadcasting (excluding ingress port) address 0000
52-48
Valid Forwarding ports
00000
47-0
address
Format Static Table Writes entries) 59-56 override Filter VLAN representing active VLANs. (FID+MAC) look-up static table. only look-up static table. override spanning tree "transmit enable "receive enable setting. This used spanning tree implementation. override. this entry valid, look-up result will used. this entry valid. bits control forward ports, example: 00001, forward port 00010, forward port 10000, forward port 00110, forward port port 11111, broadcasting (excluding ingress port) address 0000
52-48
valid Forwarding ports
00000
47-0
address
Table Static Address Table
December 2003
M9999-120403
KS8995M
Examples: Static Address Table Read (read entry) Write reg110 with 0x10 (read static table selected) Write reg111 with (trigger read operation) Then Read reg113 (60-56) Read reg114 (55-48) Read reg115 (47-40) Read reg116 (39-32) Read reg117 (31-24) Read reg118 (23-16) Read reg119 (15-8) Read reg120 (7-0) Static Address Table Write (write entry) Write reg113 (59-56) Write reg114 (55-48) Write reg115 (47-40) Write reg116 (39-32) Write reg117 (31-24) Write reg118 (23-16) Write reg119 (15-8) Write reg120 (7-0) Write reg110 with 0x00 (write static table selected) Write reg111 with (trigger write operation)
M9999-120403
December 2003
KS8995M
VLAN Address
VLAN table used VLAN table look-up. 802.1q VLAN mode enabled (Register =1), this table will used retrieve VLAN information that ingress packet associated with. information includes (fiter ID), VID(VLAN ID), VLAN membership described below:
Address Name Description Mode Default
Format Static VLAN Table entries) 20-16 Valid Membership entry valid entry invalid Specify which ports members VLAN. look-up fails match both static dynamic tables), packet associated with this VLAN will forwarded ports specified this field. 11001 means port 5,4, this VLAN. Filter KS8995M supports active VLANs represented these four fields. mapped 802.1q VLAN enabled, look-up will based FID+DA FID+SA. 802.1q VLAN 11111
15-12
11-0
Table VLAN Table 802.1q VLAN mode enabled, KS8995M will assign every ingress packet. packet untagged tagged with null VID, packet assigned with default port ingress port. packet tagged with null VID, will used. look-up process will start from VLAN table look-up. valid, packet will dropped address learning will take place. valid, retrieved. FID+DA FID+SA lookups performed. FID+DA look-up determines forwarding ports. FID+DA fails, packet will broadcasted members (excluding ingress port) VLAN. FID+SA fails, FID+SA will learned. Examples: VLAN Table Read (read entry) Write reg110 with 0x14 (read VLAN table selected) Write reg111 with (trigger read operation) Then Read reg118 (VLAN table bits 21-16) Read reg119 (VLAN table bits 15-8) Read reg120 (VLAN table bits 7-0) VLAN Table Write (write entry) Write reg118 (VLAN table bits 21-16) Write reg119 (VLAN table bits 15-8) Write reg120 (VLAN table bits 7-0) Write reg110 with 0x04 (write static table selected) Write reg111 with (trigger write operation)
December 2003
M9999-120403
KS8995M
Dynamic Address
This table ready only. contents maintained KS8995M only.
Address Name Description Mode Default
Format Dynamic Address Table entries) 67-58 empty valid entries there valid entry table. there valid entries table. Indicates many valid entries table: 0x3ff means entries means entries means entry means entry 2-bit counters internal aging. entry ready, retry until this entry ready. source port where FID+MAC learned. port port port port port Filter address
57-56 54-52
Time stamp Data ready Source port
51-48 47-0
address
Table Dynamic Address Table Examples: Dynamic Address Table Read (read entry), retrieve table size Write reg110 with 0x18 (read dynamic table selected) Write reg111 with (trigger read operation Then Read reg112 (68-64) Read reg113 (63-56) above registers show entries Read reg114 (55-48) restart(reread) from this register Read reg115 (47-40) Read reg116 (39-32) Read reg117 (31-24) Read reg118 (23-16) Read reg119 (15-8) Read reg120 (7-0) Dynamic Address Table Read (read 257th entry), without retrieving entries info Write reg110 with 0x19 (read dynamic table selected) Write reg111 with (trigger read operation) Then Read reg114 (55-48) restart (reread) from this register Read reg115 (47-40) Read reg116 (39-32) Read reg117 (31-24) Read reg118 (23-16) Read reg119 (15-8) Read reg120 (7-0)
M9999-120403
December 2003
KS8995M
Counters
counters provided port basis. indirect memory below. port
Offset 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E 0x1F Counter Name RxLoPriorityByte RxHiPriorityByte RxUndersizePkt RxFragments RxOversize RxJabbers RxSymbolError RxCRCerror RxAlignmentError RxControl8808Pkts RxPausePkts RxBroadcast RxMulticast RxUnicast Rx64Octets Rx65to127Octets Rx128to255Octets Rx256to511Octets Rx512to1023Octets Rx1024to1522Octets TxLoPriorityByte TxHiPriorityByte TxLateCollision TxPausePkts TxBroadcastPkts TxMulticastPkts TxUnicastPkts TxDeferred TxTotalCollision TxExcessiveCollision TxSingleCollision TxMultipleCollision Description lo-priority (default) octet count including packets. hi-priority octet count including packets. undersize packets good CRC. fragment packets CRC, symbol errors alignment errors. oversize packets good (max: 1536 1522 bytes). packets longer than 1522B either errors, alignment errors, symbol errors. (Depends packet size setting) packets invalid data symbol legal packet size. packets within (64,1522) bytes integral number bytes CRC. (Upper limit depends packet size setting) packets within (64,1522) bytes non-integral number bytes CRC. (Upper limit depends packet size setting) number control frames received port with 88-08h EtherType field. number PAUSE frames received port. PAUSE frame qualified with EtherType (88-08h), control opcode (00-01), data length (64B min), valid CRC. good broadcast packets (not including errored broadcast packets valid multicast packets). good multicast packets (not including control frames, errored multicast packets valid broadcast packets). good unicast packets. Total packets (bad packets included) that were octets length. Total packets (bad packets included) that between octets length. Total packets (bad packets included) that between octets length. Total packets (bad packets included) that between octets length. Total packets (bad packets included) that between 1023 octets length. Total packets (bad packets included) that between 1024 1522 octets length. (Upper limit depends packet size setting) lo-priority good octet count, including PAUSE packets. hi-priority good octet count, including PAUSE packets. number times collision detected later than bit-times into packet. number PAUSE frames transmitted port. good broadcast packets (not including errored broadcast valid multicast packets). good multicast packets (not including errored multicast packets valid broadcast packets). good unicast packets. packets port which attempt delayed busy medium. total collision, half-duplex only. count frames which fails excessive collisions. Successfully frames port which inhibited exactly collision. Successfully frames port which inhibited more than collision.
Table Port-1 Counter Indirect Memory Offsets
December 2003
M9999-120403
KS8995M
port base 0x20, same offset definition (0x20-0x3f) port base 0x40, same offset definition (0x40-0x5f) port base 0x60, same offset definition (0x60-0x7f) port base 0x80, same offset definition (ox80-0x9f)
Address Name Description Mode Default
Format Port Counters entries) 29-0 Overflow Count Valid Counter values Counter overflow Counter overflow Counter value valid Counter value valid Counter value
Offset 0x100 0x101 0x102 0x103 0x104 0x105 0x106 0x107 0x108 0x109
Counter Name Port1 Drop Packets Port2 Drop Packets Port3 Drop Packets Port4 Drop Packets Port5 Drop Packets Port1 Drop Packets Port2 Drop Packets Port3 Drop Packets Port4 Drop Packets Port5 Drop Packets
Description packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources packets dropped lack resources
Table Port Dropped Packet Counters
Address Name Description Mode Default
Format Port Dropped Packet Counters 30-16 15-0 Reserved Counter values Reserved Counter value
Note: port dropped packet counters indicate overflow validity; therefore application must keep track overflow valid conditions.
Examples: counter read (read port counter) Write reg110 with 0x1c (read counters selected) Write reg111 with (trigger read operation) Then Read reg117 (counter value 31-24) there counter overflow. restart (reread) from this register. Read reg118 (counter value 23-16) Read reg119 (counter value 15-8) Read reg120 (counter value 7-0)
M9999-120403
December 2003
KS8995M
counter read (read port counter) Write reg110 with 0x1c (read counter selected) Write reg111 with 0x2e (trigger read operation Then Read reg117 (counter value 31-24) there counter overflow. restart (reread) from this register. Read reg118 (counter value 23-16) Read reg119 (counter value 15-8) Read reg120 (counter value 7-0) counter read (read port drop packets) Write with 0x1d Write with 0x00 Then Read reg119 (counter value 15-8) Read reg120 (counter value 7-0)
Note: read counters, best performance over (160+3) 260ms, where there register, overhead, clocks access, 5MHz. heaviest condition, byte counter will overflow minutes. recommended that software read counters least every seconds. port counters designed "read clear." port counter will cleared after accessed. port dropped packet counters cleared after they accessed. application needs keep track overflow valid conditions these counters.
December 2003
M9999-120403
KS8995M
MIIM Registers
(All registers defined this section also accessed interface. Note: different mapping mechanisms used MIIM SPI). "PHYAD" defined IEEE assigned "0x1" port "0x2" port "0x3" port "0x4" port "0x5" port "REGAD" supported 0,1,2,3,4,5.
Address Name Description Mode Default
Register Control Soft reset Loop back Force enable Power down Isolate Restart Force full-duplex Collision test Reserved Reserved Force Disable Auto MDI/MDIX Disable fault Disable transmit Disable Force Normal operation Disable auto MDI/MDIX Normal operation Disable fault detection Normal operation Disable transmit Normal operation Disable Normal operation supported Loop back mode (loop back MAC) Normal operation 100Mbps 10Mbps Auto-negotiation enabled Auto-negotiation disabled Power down Normal operation supported Restart auto-negotiation Normal operation Full duplex Half-duplex SUPPORTED
M9999-120403
December 2003
KS8995M
Address Name Description Mode Default
Register Status 10-7 capable Full capable Half capable Full capable Half capable Reserved Preamble suppressed complete fault capable Link status Jabber test Extended capable SUPPORTED Auto-negotiation complete Auto-negotiation completed fault detected fault detected Auto-negotiation capable Auto-negotiation capable Link Link down SUPPORTED extended register capable BaseT4 capable 100BaseTX full-duplex capable capable 100BaseTX full-duplex 100BaseTX half-duplex capable 100BaseTX half-duplex capable 10BaseT full-duplex capable 10BaseT full-duplex capable 10BaseT half-duplex capable 10BaseT half-duplex capable
Register PHYID HIGH 15-0 Phyid high High order PHYID bits 0x0022
Register PHYID 15-0 Phyid order PHYID bits 0x1450
Register Advertisement Ability 12-11 Next page Reserved Remote fault Reserved Pause Reserved Full Half Full Half Selector field Advertise full-duplex ability advertise full-duplex ability Advertise half-duplex ability advertise half-duplex ability Advertise full-duplex ability advertise full-duplex ability Advertise half-duplex ability advertise half-duplex ability 802.3 Advertise pause ability advertise pause ability SUPPORTED SUPPORTED 00001
December 2003
M9999-120403
KS8995M
Address Name Description Mode Default
Register Link Partner Ability 12-11 Next page Remote fault Reserved Pause Reserved Full Half Full Half Reserved Link partner full capability Link partner half capability Link partner full capability Link partner half capability Link partner pause capability SUPPORTED SUPPORTED SUPPORTED 00001
M9999-120403
December 2003
KS8995M
Absolute Maximum Ratings(1)
Supply Voltage (VDDAR, VDDAP, VDDC, VDDAT) -0.5V +2.4V (VDDIO) -0.5V +4.0V Input Voltage -0.5V +4.0V Output Voltage -0.5V +4.0V Lead Temperature (soldering, sec.) 270°C Storage Temperature (TS) -55°C +150°C
Operating Ratings(2)
Supply Voltage (VDDAR, VDDAP, VDDC) +1.7V +1.9V (VDDAT) +2.4V +2.6V (VDDIO) +3.0 +3.6 Ambient Temperature (TA) Commercial -0°C +70°C Industrial -40°C +85°C Package Thermal Resistance(3) PQFP (JA) Flow 59.47°C/W
Electrical Characteristics(4)
1.8V/2.5V; +70°C; unless noted, bold values indicate -40°C +85°C; unless noted. Symbol Parameter Condition Units 100BaseTx Operation-All Ports 100% Utilization IDDC IDDIO IDDC IDDIO IDDC IDDIO Inputs Outputs |IOZ| VIMB Output High Voltage Output Voltage Output Tri-State Leakage -8mA VDDIO termination differential output termination differential output 0.95 VDDIO -0.4 +0.4 Input High Voltage Input Voltage Input Current (Excluding Pull-up/Pull-down) VDDIO (VDDIO) +0.4V (VDDIO) -0.4V 100BaseTX (Transmitter) VDDAT VDDIO VDDAT VDDC, VDDAP VDDIO VDDAT VDDC, VDDAP VDDIO
100BaseTX (Digital Core/PLL Analog VDDC, VDDAP, VDDAR 100BaseTX (Digital
10BaseTx Operation-All Ports 100% Utilization 10BaseTX (Transmitter) 10BaseTX (Digital Core Analog 10BaseTX (Digital
Auto-Negotiation Mode 10BaseTX (Transmitter) 10BaseTX (Digital Core Analog 10BaseTX (Digital
100BaseTX Transmit (measured differentially after transformer) Peak Differential Output Voltage Output Voltage Imbalance Rise/Fall Time Rise/Fall Time Imbalance
Notes: Exceeding absolute maximum rating damage device. device guaranteed function outside operating rating. Unused inputs must always tied appropriate logic voltage level (Ground VDD). (heat spreader) package. Specification packaged product only.
1.05
December 2003
M9999-120403
KS8995M
Symbol Parameter Condition ±0.5 Peak-to-peak
Units
100BaseTX Transmit (measured differentially after transformer) Duty Cycle Distortion Overshoot VSET Reference Voltage ISET Output Jitters 10BaseTX Receive Squelch Threshold 5MHz square wave
10BaseT Transmit (measured differentially after transformer) VDDAT 2.5V Peak Differential Output Voltage Jitters Added Rise/Fall Times termination differential output termination differential output ±3.5
M9999-120403
December 2003
KS8995M
Timing Diagrams
Receive Timing tcyc1
Figure EEPROM Interface Input Receive Timing Diagram
tcyc1 Transmit Timing
tov1
Figure EEPROM Interface Output Transmit Timing Diagram
Symbol tCYC1 tOV1
Parameter Clock Cycle Set-Up Time Hold Time Output Valid
16384
Units
4096 4112 4128
Table EEPROM Timing Parameters
December 2003
M9999-120403
KS8995M
Receive Timing
tcyc2
MTXC MTXEN
MTXD[0]
Figure Input Timing
tcyc2 Transmit Timing
MRXC MRXDV MCOL MRXD[0]
tov2
Figure Output Timing
Symbol tCYC2
Parameter Clock Cycle Set-Up Time Hold Time Output Valid
Units
Table Timing Parameters
M9999-120403
December 2003
KS8995M
Receive Timing
tcyc3
MRXCLK MTXEN MTXER MTXD[3:0]
Figure Mode Timing Data Received from
tcyc3 Transmit Timing
MTXCLK MRXDV MRXD[3:0]
tov3
Figure Mode Timing Data Transmitted from
Symbol tCYC3 tCYC3 tOV3
Parameter Clock Cycle Clock Cycle Set-Up Time Hold Time Output Valid (100BaseT) (10BaseT)
Units
Table Mode Timing Parameters
December 2003
M9999-120403
KS8995M
Receive Timing
tcyc4
MTXCLK MTXEN MTXER MTXD[3:0]
Figure Mode Timing Data Received from
tcyc4 Transmit Timing
MRXCLK MRXDV MRXD[3:0]
tov4
Figure Mode Timing Data Transmitted from
Symbol tCYC4 tCYC4 tOV4
Parameter Clock Cycle Clock Cycle Set-Up Time Hold Time Output Valid (100BaseT) (10BaseT)
Units
Table Mode Timing Parameters
M9999-120403
December 2003
KS8995M
tSHSL
SPIS_N tCHSL SPIC tDVCH tCHDX SPID tDLDH tDHDL SPIQ High Impedance tCLCH tCHCL tSLCH tCHSH tSHCH
Figure Input Timing
Symbol tCHSL tSLCH tCHSH tSHCH tSHSL tDVCH tCHDX tCLCH tCHCL tDLDH tDHDL
Parameter Clock Frequency SPIS_N Inactive Hold Time SPIS_N Active Set-Up Time SPIS_N Active Hold Time SPIS_N Inactive Set-Up Time SPIS_N Deselect Time Data Input Set-Up Time Data Input Hold Time Clock Rise Time Clock Fall Time Data Input Rise Time Data Input Fall Time
Units
Table Input Timing Parameters
December 2003
M9999-120403
KS8995M
SPIS_N SPIC tCLQV tCLQX SPIQ tQLQH tQHQL SPID tSHQZ
Figure Output Timing
Symbol tCLQX tCLQV tQLQH tQHQL tSHQZ
Parameter Clock Frequency SPIQ Hold Time Clock SPIQ Valid Clock High Time Clock Time SPIQ Rise Time SPIQ Fall Time SPIQ Disable Time
Units
Table Output Timing Parameters
M9999-120403
December 2003
KS8995M
Supply Voltage
RST_N
Strap-In Value Strap-In Output
Figure Reset Timing
Symbol
Parameter Stable Supply Voltages Reset High Configuration Set-Up Time Configuration Hold Time Reset Strap-In Output
Units
Table Reset Timing Parameters
December 2003
M9999-120403
KS8995M
Selection Isolation Transformer(1)
simple isolation transformer needed line interface. isolation transforme
Other recent searches
VCO191-1013UY - VCO191-1013UY VCO191-1013UY Datasheet
TLV2470 - TLV2470 TLV2470 Datasheet
TLV2471 - TLV2471 TLV2471 Datasheet
TLV2472 - TLV2472 TLV2472 Datasheet
TLV2473 - TLV2473 TLV2473 Datasheet
TLV2474 - TLV2474 TLV2474 Datasheet
TLV2475 - TLV2475 TLV2475 Datasheet
TLV247xA - TLV247xA TLV247xA Datasheet
TLV2470 - TLV2470 TLV2470 Datasheet
TLV2472 - TLV2472 TLV2472 Datasheet
SOT235 - SOT235 SOT235 Datasheet
SN54ACT16651 - SN54ACT16651 SN54ACT16651 Datasheet
LSI21003 - LSI21003 LSI21003 Datasheet
GF9105A - GF9105A GF9105A Datasheet
GS9005 - GS9005 GS9005 Datasheet
GS9000C - GS9000C GS9000C Datasheet
GS9010A - GS9010A GS9010A Datasheet
GS9001 - GS9001 GS9001 Datasheet
CDLE-425-004 - CDLE-425-004 CDLE-425-004 Datasheet
BZW04P-5V8 - BZW04P-5V8 BZW04P-5V8 Datasheet
BZW04-376 - BZW04-376 BZW04-376 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
