Applications Operation 10.7 Gbits/s NRZ. Internal optional retimi

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Applications Operation 10.7 Gbits/s NRZ. Internal optional retimi

Datasheet Thumbnail

Top Searches for this datasheet

TCMD0110G5YQ1 Gbits/s Clocked Modulator Driver
Applications
Operation 10.7 Gbits/s NRZ. Internal optional retiming flip-flop minimize output data pattern jitter. Adjustable output amplitude Integrated output offset adjustment -1.5 Complementary data clock inputs, data outputs. Complete operation control with single -5.2 power supply. rise fall time (20%-80%). typical jitter (clocked mode). Clock disable mode data feed-through. Single dual-pin, pulse-width adjust ps-120 32-lead, quad-flat, no-lead (QFN) plastic package.
Optical transmitters. Digital video transmission. SONET/SDH test equipment. SONET/SDH OC-192/STM-64 transmission systems. 10.7 Gbits/s forward error correction (FEC). Ethernet 10.3125 Gbits/s.
Description
TCMD0110G5YQ1 been designed drive electroabsorption modulators (EAMs), electroabsorption-modulated lasers (EMLs), Mach-Zehnder (M-Z) lithium niobate modulators, direct-modulated lasers (DMLs) that have input impedance speeds 10.7 Gbit/s NRZ. nonclocked applications, clock disable provided. driver consists input buffer, limiting amplifier, selectable data retiming section, pulse-width control circuitry, output buffer with adjustable modulation level, offset section provide mark level adjustment. output buffer designed provide modulation load each output. offset adjustment networks provide down -1.5 offset. offset unused output disabled minimize power consumption. input data retimed using integrated flip-flop remove incoming pattern dependent jitter. This feature enabled using clock select pad. clock available, TCMD0110G5YQ1 operated nonclocked mode.
Figure 32-Pin Package
TCMD0110G5YQ1 Gbits/s Clocked Modulator Driver
Block Diagram
VBIAS VSSBP OFFSET ADJUST NETWORK DOUTP DATAP DATAN INPUT BUFFER CLKP CLKN CLOCK ENABLE CONTROL OFFSET ADJUST NETWORK PULSEWIDTH CONTROL
GAIN STAGE OUTPUT BUFFER
DOUTN
CKSEL
VSS1 VSSR VSS2 VMOD
VSSBN
2638(F)
Figure TCMD0110G5YQ1 Block Diagram
additional information, contact your Agere Systems Account Manager following: INTERNET: http://www.agere.com E-MAIL: docmaster@agere.com AMERICA: Agere Systems Inc., Lehigh Valley Central Campus, Room 10A-301C, 1110 American Parkway Allentown, 18109-9138 1-800-372-2447, 610-712-4106 CANADA: 1-800-553-2448, 610-712-4106) ASIA: Agere Systems Hong Kong Ltd., Suites 3201 3210-12, 32/F, Tower Gateway, Harbour City, Kowloon Tel. (852) 3129-2000, (852) 3129-2020 CHINA: (86) 21-5047-1212 (Shanghai), (86) 755-25881122 (Shenzhen) JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6778-8833, TAIWAN: (886) 2-2725-5858 (Taipei) EUROPE: Tel. (44) 1344
Agere Systems Inc. reserves right make changes product(s) information contained herein without notice. liability assumed result their application. Agere, Agere Systems, Agere logo trademarks Agere Systems Inc.
Copyright 2003 Agere Systems Inc. Rights Reserved
February 2003 PB03-058HSPL

Applications Operation 10.7 Gbits/s NRZ. Internal optional retimi

Top Searches for this datasheet

Other recent searches