The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Tiny-BGA SYNCHRONOUS DRAM PC66-, PC100- PC133-compliant MHz, grap


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



64Mb:
Tiny-BGA SYNCHRONOUS DRAM
PC66-, PC100- PC133-compliant MHz, graphical option Fully synchronous; signals registered positive edge system clock Internal pipelined operation; column address changed every clock cycle Internal banks hiding access/precharge Programmable burst lengths: full page Auto Precharge, includes CONCURRENT AUTO PRECHARGE, Auto Refresh Modes Self Refresh Modes: standard power 64ms, 4,096-cycle refresh LVTTL-compatible inputs outputs Single +3.3V ±0.3V power supply
ASSIGNMENT (Top View) 44-Pin Tiny-BGA
OPTIONS
Configurations banks) banks) WRITE Recovery tWR) Plastic Package OCPL 44-pin Tiny-BGA 9x12mm Timing (Cycle Time) (133 MHz) (100 MHz)
MARKING
16M4
8bits
VSSQ VSSQ VSSQ VSSQ VCCQ VCCQ VCCQ VCCQ
4bits
VSSQ VSSQ VSSQ VSSQ VCCQ VCCQ VCCQ VCCQ
Self Refresh Standard Power Operating Temperature Range Commercial (-0°C +70°C) Extended (-40°C +85°C) Part Number Example: KSV884T4A0A-08
None None
Configuration Refresh Count Addressing Bank Addressing Column Addressing (A0-A11) (BA0, BA1) (A0-A9)
(A0-A11) (BA0, BA1) (A0-A8)
banks banks
64Mb SDRAM PART NUMBERS
PART NUMBER ARCHITECTURE
TIMING PARAMETERS
SPEED GRADE CLOCK FREQUENCY ACCESS TIME 5.4ns SETUP TIME 1.5ns HOLD TIME 0.8ns
KSVA44T4A0A-07 KSVA44T4A0A-08 KSV884T4A0A-07 KSV884T4A0A-08 KSV884T4A0A-08A
PC133 PC100 PC133 PC100 PC100
(READ) latency
64Mb:
GENERAL DESCRIPTION
64Mb SDRAM high-speed CMOS, dynamic random-access memory containing 67,108,864 bits. internally configured quad-bank DRAM with synchronous interface (all signals registered positive edge clock signal, CLK). Each x4's 16,777,216bit banks organized 4,096 rows 1,024 columns bits. Each x8's 16,777,216-bit banks organized 4,096 rows columns bits. Each x16's 16,777,216-bit banks organized 4,096 rows columns bits. Read write accesses SDRAM burst oriented; accesses start selected location continue programmed number locations programmed sequence. Accesses begin with registration ACTIVE command, which then followed READ WRITE command. address bits registered coincident with ACTIVE command used select bank accessed (BA0, select bank; A0-A11 select row). address bits registered coincident with READ WRITE command used select starting column location burst access. SDRAM provides programmable READ WRITE burst lengths locations, full page, with burst terminate option. AUTO PRECHARGE function enabled provide self-timed precharge that initiated burst sequence. 64Mb SDRAM uses internal pipelined architecture achieve high-speed operation. This architecture compatible with rule prefetch architectures, also allows column address changed every clock cycle achieve high-speed, fully random access. Precharging bank while accessing other three banks will hide precharge cycles provide seamless, high-speed, random-access operation. 64Mb SDRAM designed operate 3.3V, lowpower memory systems. auto refresh mode provided, along with power-saving, power-down mode. inputs outputs LVTTL-compatible. SDRAMs offer substantial advances DRAM operating performance, including ability synchronously burst data high data rate with automatic column-address generation, ability interleave between internal banks order hide precharge time capability randomly change column addresses each clock cycle during burst access.
64Mb:
TABLE CONTENTS (for full data sheet)
Functional Block Diagram Functional Block Diagram Descriptions Functional Description Initialization Register Definition Mode Register Burst Length Burst Type Latency Operating Mode Write Burst Mode Commands
Truth Table (Commands Operation)
Power-Down Clock Suspend Burst Read/Single Write Concurrent Auto Precharge
Truth Table (CKE) Truth Table (Current State, Same Bank) Truth Table (Current State, Different Bank)
Absolute Maximum Ratings Electrical Characteristics Operating Conditions Specifications Conditions Capacitance Electrical Characteristics (Timing Table) Timing Waveforms Initialize Load Mode Register Power-Down Mode Clock Suspend Mode Auto Refresh Mode Self Refresh Mode Reads Read Single Read Read Without Auto Precharge Read With Auto Precharge Alternating Bank Read Accesses Read Full-Page Burst Read Operation Writes Write Single Write Write Without Auto Precharge Write With Auto Precharge Alternating Bank Write Accesses Write Full-Page Burst Write Operation
Command Inhibit Operation (NOP) Load Mode Register Active Read Write Precharge Auto Precharge Burst Terminate Auto Refresh Self Refresh Operation Bank/Row Activation Reads Writes Precharge
64Mb:
FUNCTIONAL BLOCK DIAGRAM SDRAM
CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH COUNTER
ROWADDRESS
BANK0 ROWADDRESS 4096 LATCH DECODER
BANK0 MEMORY ARRAY (4,096 1,024
SENSE AMPLIFIERS 4096
DATA OUTPUT REGISTER
A0-A11, BA0, ADDRESS REGISTER BANK CONTROL LOGIC
GATING MASK LOGIC READ DATA LATCH WRITE DRIVERS 1024 (x4)
DQ0-DQ3
DATA INPUT REGISTER
COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH
64Mb:
FUNCTIONAL BLOCK DIAGRAM SDRAM
CAS# RAS# CONTROL LOGIC BANK3 BANK2 BANK1
COMMAND DECODE
MODE REGISTER
REFRESH COUNTER
ROWADDRESS
BANK0 ROWADDRESS 4096 LATCH DECODER
BANK0 MEMORY ARRAY (4,096
SENSE AMPLIFIERS 4096
DATA OUTPUT REGISTER
A0-A11, BA0, ADDRESS REGISTER BANK CONTROL LOGIC
GATING MASK LOGIC READ DATA LATCH WRITE DRIVERS (x8)
DQ0-DQ7
DATA INPUT REGISTER
COLUMN DECODER COLUMNADDRESS COUNTER/ LATCH
64Mb:
DESCRIPTIONS
NUMBERS SYMBOL TYPE Input DESCRIPTION Clock: driven system clock. SDRAM input signals sampled positive edge CLK. also increments internal burst counter controls output registers. Clock Enable: activates (HIGH) deactivates (LOW) signal. Deactivating clock provides PRECHARGE POWER-DOWN SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active bank) CLOCK SUSPEND operation (burst/access progress). synchronous except after device enters powerdown self refresh modes, where becomes asynchronous until after exiting same mode. input buffers, including CLK, disabled during power-down self refresh modes, providing standby power. tied HIGH. Chip Select: enables (registered LOW) disables (registered HIGH) command decoder. commands masked when registered HIGH. provides external bank selection systems with multiple banks. considered part command code. Command Inputs: RAS#, CAS# (along with CS#) define command being entered. Input/Output Mask: input mask signal write accesses output enable signal read accesses. Input data masked when sampled HIGH during WRITE cycle. output buffers placed High-Z state (two-clock latency) when sampled HIGH during READ cycle. state when referenced DQM.
Input
Input
WE#, CAS#, RAS#
Input Input
11-22
BA0, A0-A11
Input Input
Bank Address Inputs: define which bank ACTIVE, READ, WRITE PRECHARGE command being applied. Address Inputs: A0-A11 sampled during ACTIVE command (rowaddress A0-A11) READ/WRITE command (column-address A0-A9 [x4]; A0-A8 [x8]; A0-A7 [x16]; with defining AUTO PRECHARGE) select location memory array respective bank. sampled during PRECHARGE command determine banks precharged (A10 HIGH) bank selected BA0, (LOW). address inputs also provide op-code during LOAD MODE REGISTER command.
36,37
DQ0-DQ7 DQ0-DQ3
Data Input/Output: Data x4). Data Input/Output: Data Connect: These pins should left unconnected. Supply Power: Provide isolated power improved noise immunity. Supply Ground: Provide isolated ground improved noise immunity. Supply Power Supply: +3.3V ±0.3V. Supply Ground.
64Mb:
FUNCTIONAL DESCRIPTION
general, 64Mb SDRAMs banks, banks banks) quad-bank DRAMs which operate 3.3V include synchronous interface (all signals registered positive edge clock signal, CLK). Each x4's 16,777,216-bit banks organized 4,096 rows 1,024 columns bits. Each x8's 16,777,216-bit banks organized 4,096 rows columns bits. Each x16's 16,777,216-bit banks organized 4,096 rows columns bits. Read write accesses SDRAM burst oriented; accesses start selected location continue programmed number locations programmed sequence. Accesses begin with registration ACTIVE command which then followed READ WRITE command. address bits registered coincident with ACTIVE command used select bank accessed (BA0 select bank, A0-A11 select row). address bits (x4: A0-A9; A0-A8; x16: A0-A7) registered coincident with READ WRITE command used select starting column location burst access. Prior normal operation, SDRAM must initialized. following sections provide detailed information covering device initialization, register definition, command descriptions device operation.
Register Definition
MODE REGISTER Mode Register used define specific mode operation SDRAM. This definition includes selection burst length, burst type, latency, operating mode write burst mode, shown Figure Mode Register programmed LOAD MODE REGISTER command will retain stored information until programmed again device loses power. Mode register bits M0-M2 specify burst length, specifies type burst (sequential interleaved), M4M6 specify latency, specify operating mode, specifies WRITE burst mode, reserved future use. Mode Register must loaded when banks idle, controller must wait specified time before initiating subsequent operation. Violating either these requirements will result unspecified operation. Burst Length Read write accesses SDRAM burst oriented, with burst length being programmable, shown Figure burst length determines maximum number column locations that accessed given READ WRITE command. Burst lengths locations available both sequential interleaved burst types, full-page burst available sequential type. full-page burst used conjunction with BURST TERMINATE command generate arbitrary burst lengths. Reserved states should used, unknown operation incompatibility with future versions result. When READ WRITE command issued, block columns equal burst length effectively selected. accesses that burst take place within this block, meaning that burst will wrap within block boundary reached. block uniquely selected A1-A9 (x4), A1A8 (x8) A1-A7 (x16) when burst length two; A2-A9 (x4), A2-A8 (x8) A2-A7 (x16) when burst length four; A3-A9 (x4), A3-A8 (x8) A3-A7 (x16) when burst length eight. remaining (least significant) address bit(s) (are) used select starting location within block. Full-page bursts wrap within page boundary reached.
Initialization
SDRAMs must powered initialized predefined manner. Operational procedures other than those specified result undefined operation. Once power applied VDDQ (simultaneously) clock stable (stable clock defined signal cycling within timing constraints specified clock pin), SDRAM requires 100µs delay prior issuing command other than COMMAND INHIBIT NOP. Starting some point during this 100µs period continuing least through this period, COMMAND INHIBIT commands should applied. Once 100µs delay been satisfied with least COMMAND INHIBIT command having been applied, PRECHARGE command should applied. banks must precharged, thereby placing device banks idle state. Once idle state, AUTO REFRESH cycles must performed. After AUTO REFRESH cycles complete, SDRAM ready Mode Register programming. Because Mode Register will power unknown state, should loaded prior applying operational command.
64Mb:
Burst Type Accesses within given burst programmed either sequential interleaved; this referred burst type selected ordering accesses within burst determined burst length, burst type starting column address, shown Table
Table BURST DEFINITION
Burst Length Starting Column Order Accesses Within Burst Address Type Sequential Type Interleaved 0-1-2-3 1-2-3-0 2-3-0-1 3-0-1-2 0-1-2-3-4-5-6-7 1-2-3-4-5-6-7-0 2-3-4-5-6-7-0-1 3-4-5-6-7-0-1-2 4-5-6-7-0-1-2-3 5-6-7-0-1-2-3-4 6-7-0-1-2-3-4-5 7-0-1-2-3-4-5-6 0-1-2-3 1-0-3-2 2-3-0-1 3-2-1-0 0-1-2-3-4-5-6-7 1-0-3-2-5-4-7-6 2-3-0-1-6-7-4-5 3-2-1-0-7-6-5-4 4-5-6-7-0-1-2-3 5-4-7-6-1-0-3-2 6-7-4-5-2-3-0-1 7-6-5-4-3-2-1-0
Address
Mode Register (Mx) Reserved* Mode Latency Burst Length
*Should program M11, ensure compatibility with future devices.
Burst Length Reserved Reserved Reserved Full Page Reserved Reserved Reserved Reserved
Full Page
A0-A9/8/7 (location 0-y)
Supported
Burst Type Sequential Interleaved
NOTE:
Latency Reserved Reserved Reserved Reserved Reserved Reserved
M6-M0 Defined
Operating Mode Standard Operation other states reserved
Write Burst Mode Programmed Burst Length Single Location Access
full-page accesses: 1,024 (x4); (x8); (x16). burst length two, A1-A9 (x4); A1-A8 (x8); A1-A7 (x16) select block-of-two burst; selects starting column within block. burst length four, A2-A9 (x4); A2-A8 (x8); A2-A7 (x16) select block-of-four burst; A0-A1 select starting column within block. burst length eight, A3-A9 (x4); A3-A8 (x8); A3-A7 (x16) select block-of-eight burst; A0-A2 select starting column within block. full-page burst, full selected A0-A9 (x4); A0-A8 (x8); A0-A7 (x16) select starting column. Whenever boundary block reached within given sequence above, following access wraps within block. burst length one, A0-A9 (x4); A0-A8 (x8); A0-A7 (x16) select unique column accessed, Mode Register ignored.
Figure MODE REGISTER DEFINITION
64Mb:
Latency latency delay, clock cycles, between registration READ command availability first piece output data. latency three clocks. READ command registered clock edge latency clocks, data will available clock edge will start driving result clock edge cycle earlier provided that relevant access times met, data will valid clock edge example, assuming that clock cycle time such that relevant access times met, READ command registered latency programmed clocks, will start driving after data will valid shown Figure Table below indicates operating frequencies which each latency setting used. Reserved states should used unknown operation incompatibility with future versions result. Operating Mode normal operating mode selected setting zero; other combinations values reserved future and/or test modes. programmed burst length applies both READ WRITE bursts. Test modes reserved states should used because unknown operation incompatibility with future versions result. Write Burst Mode When burst length programmed M0-M2 applies both READ WRITE bursts; when programmed burst length applies READ bursts, write accesses single-location (nonburst) accesses.
Table LATENCY
ALLOWABLE OPERATING FREQUENCY (MHz) SPEED LATENCY LATENCY
COMMAND
READ
DOUT
Latency
COMMAND
READ
DOUT
Latency
CARE UNDEFINED
Figure LATENCY
64Mb:
COMMANDS
Truth Table provides quick reference available commands. This followed written description each command. Three additional Truth Tables appear following Operation section; these tables provide current state/ next state information.
TRUTH TABLE Commands Operation
(Notes: NAME (FUNCTION) COMMAND INHIBIT (NOP) OPERATION (NOP) ACTIVE (Select bank activate row) READ (Select bank column, start READ burst) WRITE (Select bank column, start WRITE burst) BURST TERMINATE PRECHARGE (Deactivate bank banks) AUTO REFRESH SELF REFRESH (Enter self refresh mode) LOAD MODE REGISTER Write Enable/Output Enable Write Inhibit/Output High-Z NOTE: RAS# CAS# L/H8 L/H8 ADDR Bank/Row Bank/Col Bank/Col Code Op-Code Valid Active Active High-Z NOTES
HIGH commands shown except SELF REFRESH. A0-A11 define op-code written Mode Register. A0-A11 provide address, BA0, determine which bank made active. A0-A9 (x4), A0-A8 (x8), A0-A7 (x16) provide column address; HIGH enables auto precharge feature (nonpersistent), while disables auto precharge feature; BA0, determine which bank being read from written LOW: BA0, determine bank being precharged. HIGH: banks precharged BA0, This command AUTO REFRESH HIGH; SELF REFRESH LOW. Internal refresh counter controls addressing; inputs I/Os except CKE. Activates deactivates during WRITEs (zero-clock delay) READs (two-clock delay).
64Mb:
COMMAND INHIBIT COMMAND INHIBIT function prevents commands from being executed SDRAM, regardless whether signal enabled. SDRAM effectively deselected. Operations already progress affected. OPERATION (NOP) OPERATION (NOP) command used perform SDRAM which selected (CS# LOW). This prevents unwanted commands from being registered during idle wait states. Operations already progress affected. LOAD MODE REGISTER Mode Register loaded inputs A0-A11. Mode Register heading Register Definition section. LOAD MODE REGISTER command only issued when banks idle, subsequent executable command cannot issued until tMRD met. ACTIVE ACTIVE command used open activate) particular bank subsequent access. value BA0, inputs selects bank, address provided inputs A0-A11 selects row. This remains active open) accesses until PRECHARGE command issued that bank. PRECHARGE command must issued before opening different same bank. READ READ command used initiate burst read access active row. value BA0, inputs selects bank, address provided inputs A0-A9 (x4), A0-A8 (x8), A0-A7 (x16) selects starting column location. value input determines whether AUTO PRECHARGE used. AUTO PRECHARGE selected, being accessed will precharged READ burst; AUTO PRECHARGE selected, will remain open subsequent accesses. Read data appears subject logic level inputs clocks earlier. given signal registered HIGH, corresponding will High-Z clocks later; signal registered LOW, will provide valid data. WRITE WRITE command used initiate burst write access active row. value BA0, inputs selects bank, address provided inputs A0-A9 (x4), A0-A8 (x8), A0-A7 (x16) selects starting column location. value input determines whether AUTO PRECHARGE used. AUTO PRECHARGE selected, being accessed will precharged WRITE burst; AUTO PRECHARGE selected, will remain open subsequent accesses. Input data appearing written memory array subject input logic level appearing coincident with data. given signal registered LOW, corresponding data will written memory; signal registered HIGH, corresponding data inputs will ignored, WRITE will executed that byte/column location. PRECHARGE PRECHARGE command used deactivate open particular bank open banks. bank(s) will available subsequent access specified time (tRP) after PRECHARGE command issued. Input determines whether banks precharged, case where only bank precharged, inputs BA0, select bank. Otherwise BA0, treated Once bank been precharged, idle state must activated prior READ WRITE commands being issued that bank. AUTO PRECHARGE AUTO PRECHARGE feature which performs same individual-bank PRECHARGE function described above, without requiring explicit command. This accomplished using enable AUTO PRECHARGE conjunction with specific READ WRITE command. precharge bank/row that addressed with READ WRITE command automatically performed upon completion READ WRITE burst, except full-page burst mode, where AUTO PRECHARGE does apply. AUTO PRECHARGE nonpersistent that either enabled disabled each individual READ WRITE command. AUTO PRECHARGE ensures that precharge initiated earliest valid stage within burst. user must issue another command same bank until precharge time (tRP) completed. This determined explicit PRECHARGE command issued earliest possible time, described each burst type Operation section this data sheet. BURST TERMINATE BURST TERMINATE command used truncate either fixed-length full-page bursts. most recently registered READ WRITE command prior BURST TERMINATE command will truncated, shown Operation section this data sheet.
64Mb:
AUTO REFRESH AUTO REFRESH used during normal operation SDRAM analagous CAS#-BEFORE-RAS# (CBR) REFRESH conventional DRAMs. This command nonpersistent, must issued each time refresh required. addressing generated internal refresh controller. This makes address bits during AUTO REFRESH command. 64Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms (tREF), regardless width option. Providing distributed AUTO REFRESH command every 15.625µs will meet refresh requirement ensure that each refreshed. Alternatively, 4,096 AUTO REFRESH commands issued burst minimum cycle rate (tRC), once every 64ms. SELF REFRESH SELF REFRESH command used retain data SDRAM, even rest system powered down. When self refresh mode, SDRAM retains data without external clocking. SELF REFRESH command initiated like AUTO REFRESH command except disabled (LOW). Once SELF REFRESH command registered, inputs SDRAM become with exception CKE, which must remain LOW. Once self refresh mode engaged, SDRAM provides internal clocking, causing perform AUTO REFRESH cycles. SDRAM must remain self refresh mode minimum period equal tRAS remain self refresh mode indefinite period beyond that. procedure exiting self refresh requires sequence commands. First, must stable (stable clock defined signal cycling within timing constraints specified clock pin) prior going back HIGH. Once HIGH, SDRAM must have commands issued minimum clocks) tXSR, because time required completion internal refresh progress. Upon exiting self refresh mode, AUTO REFRESH commands must issued every 15.625µs less both SELF REFRESH AUTO REFRESH utilize refresh counter.
64Mb:
OPERATION
BANK/ROW ACTIVATION Before READ WRITE commands issued bank within SDRAM, that bank must This accomplished ACTIVE command, which selects both bank activated (see Figure After opening (issuing ACTIVE command), READ WRITE command issued that row, subject tRCD specification. tRCD (MIN) should divided clock period rounded next whole number determine earliest clock edge after ACTIVE command which READ WRITE command entered. example, tRCD specification 20ns with clock (8ns period) results clocks, rounded This reflected Figure which covers case where tRCD (MIN)/tCK (The same procedure used convert other specification limits from time units clock cycles). subsequent ACTIVE command different same bank only issued after previous active been (precharged). minimum time interval between successive ACTIVE commands same bank defined tRC. subsequent ACTIVE command another bank issued while first bank being accessed, which results reduction total row-access overhead. minimum time interval between successive ACTIVE commands different banks defined tRRD.
HIGH
RAS#
CAS#
A0-A11
ADDRESS
BA0,
BANK ADDRESS
Figure ACTIVATING SPECIFIC SPECIFIC BANK
COMMAND
ACTIVE
READ WRITE
CARE
Figure EXAMPLE: MEETING tRCD (MIN) WHEN tRCD (MIN)/tCK
64Mb:
READs READ bursts initiated with READ command, shown Figure starting column bank addresses provided with READ command, AUTO PRECHARGE either enabled disabled that burst access. AUTO PRECHARGE enabled, being accessed precharged completion burst. generic READ commands used following illustrations, AUTO PRECHARGE disabled. During READ bursts, valid data-out element from starting column address will available following latency after READ command. Each subsequent data-out element will valid next positive clock edge. Figure shows general timing each possible latency setting. Upon completion burst, assuming other commands have been initiated, will High-Z. fullpage burst will continue until terminated. page, will wrap column continue.) Data from READ burst truncated with subsequent READ command, data from fixed-length READ burst immediately followed data from READ command. either case, continuous flow data maintained. first data element from burst follows either last element completed burst last desired data element longer burst which being truncated. READ command should issued cycles before clock edge which last desired data element valid, where equals latency minus one.
HIGH
COMMAND
READ
DOUT
RAS#
Latency
CAS#
COMMAND READ
COLUMN ADDRESS
DOUT
A0-A9: A0-A8: A0-A7: A11: A11: A11:
Latency
CARE
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE BANK ADDRESS
UNDEFINED
BA0,1
Figure LATENCY
Figure READ COMMAND
64Mb:
This shown Figure latencies three; data element either last burst four last desired longer burst. 64Mb SDRAM uses pipelined architecture therefore does require rule associated with prefetch architecture. READ command initiated clock cycle following previous READ command. Full-speed random read accesses performed same bank, shown Figure each subsequent READ performed different bank.
COMMAND
READ
READ
cycle
ADDRESS
BANK,
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
DOUT
COMMAND
READ
READ
cycles
ADDRESS
BANK,
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
DOUT
NOTE:
Each READ command bank. LOW.
CARE
Figure CONSECUTIVE READ BURSTS
64Mb:
COMMAND
READ
READ
READ
READ
ADDRESS
BANK,
BANK,
BANK,
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
COMMAND
READ
READ
READ
READ
ADDRESS
BANK,
BANK,
BANK,
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
NOTE:
Each READ command bank. LOW.
CARE
Figure RANDOM READ ACCESSES
64Mb:
Data from READ burst truncated with subsequent WRITE command, data from fixed-length READ burst immediately followed data from WRITE command (subject turnaround limitations). WRITE burst initiated clock edge immediately following last last desired) data element from READ burst, provided that contention avoided. given system design, there possibility that device driving input data will Low-Z before SDRAM High-Z. this case, least single-cycle delay should occur between last read data WRITE command. input used avoid contention, shown Figures signal must asserted (HIGH) least clocks prior WRITE command (DQM latency clocks output buffers) suppress data-out from READ. Once WRITE command registered, will High-Z remain High-Z), regardless state signal, provided active clock just prior WRITE command that truncated READ command. not, second WRITE will invalid WRITE. example, during Figure then WRITEs would valid, while WRITE would invalid. signal must de-asserted prior WRITE command (DQM latency zero clocks input buffers) ensure that written data masked. Figure shows case where clock frequency allows contention avoided without adding cycle, Figure shows case where additional needed.
COMMAND
COMMAND ADDRESS
READ WRITE
READ
WRITE
ADDRESS
BANK,
BANK,
BANK,
BANK,
DOUT
DOUT
NOTE: latency three used illustration. READ command bank, WRITE command bank. CARE
NOTE: latency three used illustration. READ command bank, WRITE command bank. burst used, then required.
Figure READ WRITE
Figure READ WRITE WITH EXTRA CLOCK CYCLE
64Mb:
fixed-length READ burst followed truncated with, PRECHARGE command same bank (provided that AUTO PRECHARGE activated), full-page burst truncated with PRECHARGE command same bank. PRECHARGE command should issued cycles before clock edge which last desired data element valid, where equals latency minus one. This shown Figure each possible latency; data element either last burst four last desired longer burst. Following PRECHARGE command, subsequent command same bank cannot issued until met. Note that part precharge time hidden during access last data element(s). case fixed-length burst being executed completion, PRECHARGE command issued optimum time described above) provides same operation that would result from same fixed-length burst
COMMAND
READ
PRECHARGE
ACTIVE
cycle
ADDRESS
BANK
BANK all)
BANK
Latency
DOUT
DOUT
DOUT
DOUT
COMMAND
READ
PRECHARGE
ACTIVE
cycles
ADDRESS
BANK
BANK all)
BANK
Latency
DOUT
DOUT
DOUT
DOUT
NOTE:
LOW.
CARE
Figure READ PRECHARGE
64Mb:
with AUTO PRECHARGE. disadvantage PRECHARGE command that requires that command address buses available appropriate time issue command; advantage PRECHARGE command that used truncate fixed-length full-page bursts. Full-page READ bursts truncated with BURST TERMINATE command, fixed-length READ bursts truncated with BURST TERMINATE command, provided that AUTO PRECHARGE activated. BURST TERMINATE command should issued cycles before clock edge which last desired data element valid, where equals latency minus one. This shown Figure each possible latency; data element last desired data element longer burst.
COMMAND
READ
BURST TERMINATE
cycle
ADDRESS
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
COMMAND
READ
BURST TERMINATE
cycles
ADDRESS
BANK,
Latency
DOUT
DOUT
DOUT
DOUT
NOTE:
LOW.
CARE
Figure TERMINATING READ BURST
64Mb:
WRITEs WRITE bursts initiated with WRITE command, shown Figure starting column bank addresses provided with WRITE command, AUTO PRECHARGE either enabled disabled that access. AUTO PRECHARGE enabled, being accessed precharged completion burst. generic WRITE commands used following illustrations, AUTO PRECHARGE disabled. During WRITE bursts, first valid data-in element will registered coincident with WRITE command. Subsequent data elements will registered each successive positive clock edge. Upon completion fixed-length burst, assuming other commands have been initiated, will remain High-Z additional input data will ignored (see Figure 14). full-page burst will continue until terminated. page, will wrap column continue.) Data WRITE burst truncated with subsequent WRITE command, data fixed-length WRITE burst immediately followed data WRITE command. WRITE command issued clock following previous WRITE command, data provided coincident with command applies command. example
HIGH
shown Figure Data either last burst last desired longer burst. 64Mb SDRAM uses pipelined architecture therefore does require rule associated with prefetch architecture. WRITE command initiated clock cycle following previous WRITE command. Full-speed random write accesses within page performed same bank, shown Figure each subsequent WRITE performed different bank.
COMMAND
WRITE
ADDRESS
BANK,
NOTE:
Burst length LOW.
Figure WRITE BURST
RAS#
COMMAND
CAS#
WRITE
WRITE
A0-A9: A0-A8: A11: A11:
ENABLE AUTO PRECHARGE
ADDRESS
COLUMN ADDRESS
BANK,
BANK,
NOTE:
DISABLE AUTO PRECHARGE
LOW. Each WRITE command bank. CARE
BA0,1
BANK ADDRESS
Figure WRITE COMMAND
Figure WRITE WRITE
64Mb:
Data WRITE burst truncated with subsequent READ command, data fixed-length WRITE burst immediately followed subsequent READ command. Once READ command registered, data inputs will ignored, WRITEs will executed. example shown Figure Data either last burst last desired longer burst. Data fixed-length WRITE burst followed truncated with, PRECHARGE command same bank (provided that AUTO PRECHARGE activated), full-page WRITE burst truncated with PRECHARGE command same bank. PRECHARGE command should issued after clock edge which last desired input data element registered. auto precharge mode requires least clock plus time, regardless frequency. addition, when truncating WRITE burst, signal must used mask input data clock edge prior clock edge coincident with, PRECHARGE command. example shown Figure Data either last burst last desired longer burst. Following PRECHARGE command, subsequent command same bank cannot issued until met. case fixed-length burst being executed completion, PRECHARGE command issued optimum time described above) provides same operation that would result from same fixed-length burst with AUTO PRECHARGE. disadvantage PRECHARGE command that requires that command address buses available appropriate time issue command; advantage PRECHARGE command that used truncate fixed-length full-page bursts.
COMMAND
WRITE
WRITE
WRITE
WRITE
ADDRESS
BANK,
BANK,
BANK,
BANK,
tWR@ 15ns
NOTE:
Each WRITE command bank. LOW.
COMMAND
WRITE
PRECHARGE
ACTIVE
ADDRESS
BANK
BANK all)
BANK
Figure RANDOM WRITE CYCLES
tWR@ 15ns
COMMAND
WRITE
PRECHARGE
ACTIVE
COMMAND
WRITE
READ
ADDRESS
BANK
BANK all)
BANK
ADDRESS
BANK,
BANK,
NOTE:
DOUT
DOUT
NOTE:
could remain this example WRITE burst fixed length two. CARE
WRITE command bank, READ command bank. LOW. latency illustration.
Figure WRITE READ
Figure WRITE PRECHARGE
64Mb:
Fixed-length full-page WRITE bursts truncated with BURST TERMINATE command. When truncating WRITE burst, input data applied coincident with BURST TERMINATE command will ignored. last data written (provided that that time) will input data applied clock previous BURST TERMINATE command. This shown Figure where data last desired data element longer burst. PRECHARGE PRECHARGE command (Figure used deactivate open particular bank open banks. bank(s) will available subsequent access some specified time (tRP) after PRECHARGE command issued. Input determines whether banks precharged, case where only bank precharged, inputs BA0, select bank. When banks precharged, inputs BA0, treated Once bank been precharged, idle state must activated prior READ WRITE commands being issued that bank. POWER-DOWN Power-down occurs registered coincident with COMMAND INHIBIT when accesses progress. power-down occurs when banks idle, this mode referred precharge power-down; powerdown occurs when there active either bank, this mode referred active power-down. Entering powerdown deactivates input output buffers, excluding CKE, maximum power savings while standby. device remain power-down state longer than refresh period (64ms) since refresh operations performed this mode. power-down state exited registering COMMAND INHIBIT HIGH desired clock edge (meeting tCKS). Figure
COMMAND
WRITE
BURST TERMINATE
NEXT COMMAND
ADDRESS
BANK,
(ADDRESS)
(DATA)
NOTE:
DQMs LOW.
Figure TERMINATING WRITE BURST
HIGH
tCKS
tCKS
RAS#
COMMAND
ACTIVE
CAS#
banks idle Input buffers gated Enter power-down mode. Exit power-down mode.
tRCD tRAS
CARE
A0-A9,
Banks
Bank Selected
Figure POWER-DOWN
BA0,1
BANK ADDRESS
Figure PRECHARGE COMMAND
64Mb:
CLOCK SUSPEND clock suspend mode occurs when column access/ burst progress registered LOW. clock suspend mode, internal clock deactivated, synchronous logic. each positive clock edge which sampled LOW, next internal positive clock edge suspended. command data present input pins time suspended internal clock edge ignored; data present pins remains driven; burst counters incremented, long clock suspended. (See examples Figures 23.) Clock suspend mode exited registering HIGH; internal clock related operation will resume subsequent positive clock edge. BURST READ/SINGLE WRITE burst read/single write mode entered programming write burst mode (M9) Mode Register logic this mode, WRITE commands result access single column location (burst one), regardless programmed burst length. READ commands access columns according programmed burst length sequence, just normal mode operation
INTERNAL CLOCK
INTERNAL CLOCK
COMMAND
READ
COMMAND
WRITE
ADDRESS
BANK,
ADDRESS
BANK,
DOUT
DOUT
DOUT
DOUT
NOTE: this example, burst length greater, LOW.
NOTE: this example, latency burst length greater, LOW.
CARE
Figure CLOCK SUSPEND DURING WRITE BURST
Figure CLOCK SUSPEND DURING READ BURST
64Mb:
CONCURRENT AUTO PRECHARGE access command (READ WRITE) another bank while access command with AUTO PRECHARGE enabled executing allowed SDRAMs, unless SDRAM supports CONCURRENT AUTO PRECHARGE. Micron SDRAMs support CONCURRENT AUTO PRECHARGE. Four cases where CONCURRENT AUTO PRECHARGE occurs defined below. READ with AUTO PRECHARGE Interrupted READ (with without AUTO PRECHARGE): READ bank will interrupt
READ BANK READ BANK
READ bank latency later. PRECHARGE bank will begin when READ bank registered (Figure 24). Interrupted WRITE (with without AUTO PRECHARGE): WRITE bank will interrupt READ bank when registered. should used clocks prior WRITE command prevent contention. PRECHARGE bank will begin when WRITE bank registered (Figure 25).
COMMAND BANK
Page Active
READ with Burst
Interrupt Burst, Precharge BANK
Idle BANK Precharge
Internal States
BANK
Page Active
READ with Burst
ADDRESS
BANK
BANK DOUT DOUT DOUT DOUT
Latency (BANK
NOTE:
LOW.
Latency (BANK
Figure READ WITH AUTO PRECHARGE INTERRUPTED READ
READ BANK Page Active WRITE BANK
COMMAND BANK
READ with Burst
Interrupt Burst, Precharge BANK
Idle BANK Write-Back
Internal States
BANK
BANK
Page Active
WRITE with Burst
ADDRESS
BANK
DOUT Latency (BANK
NOTE:
HIGH prevent DOUT-a+1 from contending with DIN-d
CARE
Figure READ WITH AUTO PRECHARGE INTERRUPTED WRITE
64Mb:
WRITE with AUTO PRECHARGE Interrupted READ (with without AUTO PRECHARGE): READ bank will interrupt WRITE bank when registered, with data-out appearing latency later. PRECHARGE bank will begin after met, where begins when READ bank registered. last valid WRITE bank will data-in registered clock prior READ bank (Figure 26). Interrupted WRITE (with without AUTO PRECHARGE): WRITE bank will interrupt WRITE bank when registered. PRECHARGE bank will begin after met, where begins when WRITE bank registered. last valid data WRITE bank will data registered clock prior WRITE bank (Figure 27).
COMMAND BANK
WRITE BANK
READ BANK
Page Active
WRITE with Burst
Interrupt Burst, Write-Back BANK
Precharge BANK BANK
Internal States
BANK
Page Active
READ with Burst
ADDRESS
BANK
BANK DOUT Latency (BANK DOUT
NOTE:
LOW.
Figure WRITE WITH AUTO PRECHARGE INTERRUPTED READ
WRITE BANK WRITE BANK
COMMAND BANK
Page Active
WRITE with Burst
Interrupt Burst, Write-Back BANK
Precharge BANK BANK Write-Back
Internal States
BANK
Page Active
WRITE with Burst
ADDRESS NOTE: LOW.
BANK
BANK
CARE
Figure WRITE WITH AUTO PRECHARGE INTERRUPTED WRITE
64Mb:
TRUTH TABLE
(Notes: 1-4) CKEn-1 CKEn CURRENT STATE Power-Down Self Refresh Clock Suspend Power-Down Self Refresh Clock Suspend Banks Idle Banks Idle Reading Writing NOTE: COMMANDn COMMAND INHIBIT COMMAND INHIBIT COMMAND INHIBIT AUTO REFRESH VALID Truth Table ACTIONn Maintain Power-Down Maintain Self Refresh Maintain Clock Suspend Exit Power-Down Exit Self Refresh Exit Clock Suspend Power-Down Entry Self Refresh Entry Clock Suspend Entry NOTES
CKEn logic state clock edge CKEn-1 state previous clock edge. Current state state SDRAM immediately prior clock edge COMMANDn command registered clock edge ACTIONn result COMMANDn. states sequences shown illegal reserved. Exiting power-down clock edge will device banks idle state time clock edge (provided that tCKS met). Exiting self refresh clock edge will device banks idle state once tXSR met. COMMAND INHIBIT commands should issued clock edges occurring during tXSR period. minimum commands must provided during tXSR period. After exiting clock suspend clock edge device will resume operation recognize next command clock edge
64Mb:
TRUTH TABLE Current State Bank Command Bank
(Notes: 1-6; notes appear below next page) CURRENT STATE RAS# CAS# Idle Active Read (Auto Precharge Disabled) Write (Auto Precharge Disabled) NOTE: COMMAND (ACTION) COMMAND INHIBIT (NOP/Continue previous operation) OPERATION (NOP/Continue previous operation) ACTIVE (Select activate row) AUTO REFRESH LOAD MODE REGISTER PRECHARGE READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE (Deactivate bank banks) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE (Truncate READ burst, start PRECHARGE) BURST TERMINATE READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE (Truncate WRITE burst, start PRECHARGE) BURST TERMINATE NOTES
This table applies when CKEn-1 HIGH CKEn HIGH (see Truth Table after tXSR been previous state self refresh). This table bank-specific, except where noted; i.e., current state specific bank commands shown those allowed issued that bank when that state. Exceptions covered notes below. Current state definitions: Idle: bank been precharged, been met. Active: bank been activated, tRCD been met. data bursts/ accesses register accesses progress. Read: READ burst been initiated, with AUTO PRECHARGE disabled, terminated been terminated. Write: WRITE burst been initiated, with AUTO PRECHARGE disabled, terminated been terminated.
64Mb:
NOTE (continued): following states must interrupted command issued same bank. COMMAND INHIBIT commands, allowable commands other bank should issued clock edge occurring during these states. Allowable commands other bank determined current state Truth Table according Truth Table Precharging: Starts with registration PRECHARGE command ends when met. Once met, bank will idle state. Activating: Starts with registration ACTIVE command ends when tRCD met. Once tRCD met, bank will active state. Read w/Auto Precharge Enabled: Starts with registration READ command with AUTO PRECHARGE enabled ends when been met. Once met, bank will idle state. Write w/Auto Precharge Enabled: Starts with registration WRITE command with AUTO PRECHARGE enabled ends when been met. Once met, bank will idle state. following states must interrupted executable command; COMMAND INHIBIT commands must applied each positive clock edge during these states. Refreshing: Starts with registration AUTO REFRESH command ends when met. Once met, SDRAM will banks idle state. Accessing Mode Register: Starts with registration LOAD MODE REGISTER command ends when tMRD been met. Once tMRD met, SDRAM will banks idle state. Precharging All: Starts with registration PRECHARGE command ends when met. Once met, banks will idle state. states sequences shown illegal reserved. bank-specific; requires that banks idle. bank-specific; banks precharged, must valid state precharging. bank-specific; BURST TERMINATE affects most recent READ WRITE burst, regardless bank. READs WRITEs listed Command (Action) column include READs WRITEs with AUTO PRECHARGE enabled READs WRITEs with AUTO PRECHARGE disabled. Does affect state bank acts that bank.
64Mb:
TRUTH TABLE Current State Bank Command Bank
(Notes: 1-6; notes appear below next page) CURRENT STATE Idle Activating, Active, Precharging Read (Auto Precharge Disabled) Write (Auto Precharge Disabled) Read (With Auto Precharge) Write (With Auto Precharge) RAS# CAS# NOTE: COMMAND (ACTION) COMMAND INHIBIT (NOP/Continue previous operation) OPERATION (NOP/Continue previous operation) Command Otherwise Allowed Bank ACTIVE (Select activate row) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE ACTIVE (Select activate row) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE ACTIVE (Select activate row) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE ACTIVE (Select activate row) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE ACTIVE (Select activate row) READ (Select column start READ burst) WRITE (Select column start WRITE burst) PRECHARGE NOTES
This table applies when CKEn-1 HIGH CKEn HIGH (see Truth Table after tXSR been previous state self refresh). This table describes alternate bank operation, except where noted; i.e., current state bank commands shown those allowed issued bank (assuming that bank such state that given command allowable). Exceptions covered notes below. Current state definitions: Idle: bank been precharged, been met. Active: bank been activated, tRCD been met. data bursts/ accesses register accesses progress. Read: READ burst been initiated, with AUTO PRECHARGE disabled, terminated been terminated. Write: WRITE burst been initiated, with AUTO PRECHARGE disabled, terminated been terminated. Read w/Auto Precharge Enabled: Starts with registration READ command with AUTO PRECHARGE enabled, ends when been met. Once met, bank will idle state.
64Mb:
NOTE (continued): Write w/Auto Precharge Enabled: Starts with registration WRITE command with AUTO PRECHARGE enabled, ends when been met. Once met, bank will idle state. AUTO REFRESH, SELF REFRESH LOAD MODE REGISTER commands only issued when banks idle. BURST TERMINATE command cannot issued another bank; applies bank represented current state only. states sequences shown illegal reserved. READs WRITEs bank listed Command (Action) column include READs WRITEs with AUTO PRECHARGE enabled READs WRITEs with AUTO PRECHARGE disabled. CONCURRENT AUTO PRECHARGE: Bank will initiate AUTO PRECHARGE command when burst been interrupted bank burst. Burst bank continues initiated. READ without AUTO PRECHARGE interrupted READ (with without AUTO PRECHARGE), READ bank will interrupt READ bank latency later (Figure READ without AUTO PRECHARGE interrupted WRITE (with without AUTO PRECHARGE), WRITE bank will interrupt READ bank when registered (Figures 10). should used clock prior WRITE command prevent contention. WRITE without AUTO PRECHARGE interrupted READ (with without AUTO PRECHARGE), READ bank will interrupt WRITE bank when registered (Figure 17), with data-out appearing latency later. last valid WRITE bank will data-in registered clock prior READ bank WRITE without AUTO PRECHARGE interrupted WRITE (with without AUTO PRECHARGE), WRITE bank will interrupt WRITE bank when registered (Figure 15). last valid WRITE bank will data-in registered clock prior READ bank READ with AUTO PRECHARGE interrupted READ (with without AUTO PRECHARGE), READ bank will interrupt READ bank latency later. PRECHARGE bank will begin when READ bank registered (Figure 24). READ with AUTO PRECHARGE interrupted WRITE (with without AUTO PRECHARGE), WRITE bank will interrupt READ bank when registered. should used clocks prior WRITE command prevent contention. PRECHARGE bank will begin when WRITE bank registered (Figure 25). WRITE with AUTO PRECHARGE interrupted READ (with without AUTO PRECHARGE), READ bank will interrupt WRITE bank when registered, with data-out appearing latency later. PRECHARGE bank will begin after met, where begins when READ bank registered. last valid WRITE bank will data-in registered clock prior READ bank (Figure 26). WRITE with AUTO PRECHARGE interrupted WRITE (with without AUTO PRECHARGE), WRITE bank will interrupt WRITE bank when registered. PRECHARGE bank will begin after met, where begins when WRITE bank registered. last valid WRITE bank will data registered clock prior WRITE bank (Figure 27).
64Mb:
ABSOLUTE MAXIMUM RATINGS*
Voltage VDD, VDDQ Supply Relative +4.6V Voltage Inputs, Pins Relative +4.6V Operating Temperature, (ambient) +70°C Storage Temperature (plastic) -55°C +150°C Power Dissipation *Stresses greater than those listed under Maximum cause permanent damage device. This stress rating only, functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect reliability.
ELECTRICAL CHARACTERISTICS OPERATING CONDITIONS
(Notes: (0°C 70°C; VDD, VDDQ +3.3V ±0.3V) PARAMETER/CONDITION SUPPLY VOLTAGE INPUT HIGH VOLTAGE: Logic inputs INPUT VOLTAGE: Logic inputs INPUT LEAKAGE CURRENT: input (All other pins under test OUTPUT LEAKAGE CURRENT: disabled; VOUT VDDQ OUTPUT LEVELS: Output High Voltage (IOUT -4mA) Output Voltage (IOUT 4mA) SYMBOL VDD, VDDQ -0.3 UNITS NOTES
SPECIFICATIONS CONDITIONS
(Notes: (0°C 70°C; VDD, VDDQ +3.3V ±0.3V) PARAMETER/CONDITION OPERATING CURRENT: Active Mode; Burst READ WRITE; (MIN); latency STANDBY CURRENT: Power-Down Mode; banks idle; STANDBY CURRENT: Active Mode; HIGH; HIGH; banks active after tRCD met; accesses progress OPERATING CURRENT: Burst Mode; Continuous burst; READ WRITE; banks active; latency AUTO REFRESH CURRENT: HIGH; HIGH SELF REFRESH CURRENT: 0.2V
tRFC tRFC
SYMBOL IDD1 IDD2 IDD3 UNITS NOTES
IDD4 IDD5 IDD6 IDD7 IDD7
tRFC (MIN); 15.625µs;
Standard power
64Mb:
CAPACITANCE
PARAMETER Input Capacitance: Input Capacitance: other input-only pins Input/Output Capacitance: SYMBOL UNITS NOTES
ELECTRICAL CHARACTERISTICS RECOMMENDED OPERATING CONDITIONS
(Notes: (0°C +70°C)
CHARACTERISTICS PARAMETER Access time from (pos. edge) Address hold time Address setup time high-level width low-level width Clock cycle time hold time setup time CS#, RAS#, CAS#, WE#, hold time CS#, RAS#, CAS#, WE#, setup time Data-in hold time Data-in setup time Data-out high-impedance time Data-out low-impedance time Data-out hold time (load) Data-out hold time load) ACTIVE PRECHARGE command ACTIVE ACTIVE command period ACTIVE READ WRITE delay Refresh period (4,096 rows) AUTO REFRESH period PRECHARGE command period ACTIVE bank ACTIVE bank command Transition time WRITE recovery time (PC133) (PC100) SYMBOL UNITS NOTES 2.75 2.75 tCKH tCKS tCMH tCMS tRAS 120,000 120,000 120,000 tRCD tREF tRFC tRRD 7.5ns
tXSR
Exit SELF REFRESH ACTIVE command
64Mb:
FUNCTIONAL CHARACTERISTICS
(Notes: (0°C +70°C)
PARAMETER READ/WRITE command READ/WRITE command clock disable power-down entry mode clock enable power-down exit setup mode input data delay data mask during WRITEs data high-impedance during READs WRITE command input data delay Data-in ACTIVE command Data-in PRECHARGE command Last data-in burst STOP command Last data-in READ/WRITE command Last data-in PRECHARGE command LOAD MODE REGISTER command ACTIVE REFRESH command Data-out high-impedance from PRECHARGE command SYMBOL tCCD tCKED tPED tDQD tDQM tDQZ tDWD tDAL tDPL tBDL tCDL tRDL tMRD tROH tROH UNITS NOTES
ELECTRICAL TIMING CHARACTERISTICS BETWEEN SPEED OPTIONS
(Notes: (0°C +70°C)
CHARACTERISTICS PARAMETER Access time from (pos. edge) Clock cycle time ACTIVE READ WRITE delay PRECHARGE command period AUTO REFRESH, ACTIVE command period WRITE recovery time Speed Reference (CL-tRCD-tRP) tRCD Version Version 2-2-2 UNITS NOTES CLKs
64Mb:
NOTES
voltages referenced VSS. This parameter sampled. VDD, VDDQ +3.3V; MHz, 25°C; under test biased 1.4V. dependent output loading cycle rates. Specified values obtained with minimum cycle time outputs open. Enables on-chip refresh address counters. minimum specifications used only indicate cycle time which proper operation over full temperature range (0°C 70°C) ensured. initial pause 100µs required after power-up, followed AUTO REFRESH commands, before proper device operation ensured. (VDD VDDQ must powered simultaneously. VSSQ must same potential.) AUTO REFRESH command wake-ups should repeated time tREF refresh requirement exceeded. characteristics assume 1ns. addition meeting transition rate specification, clock must transit between between VIH) monotonic manner. Outputs measured 1.5V with equivalent load: Required clocks specified JEDEC functionality dependent timing parameter. current will decrease latency reduced. This fact that maximum cycle rate slower latency reduced. Address transitions average transition every clocks. must toggled minimum times during this period. Based These five parameters vary between speed grades define differences between SDRAM speeds: -08. other timing parameters remain constant. overshoot: (MAX) VDDQ pulse width 10ns, pulse width cannot greater than third cycle rate. undershoot: (MIN) pulse width 10ns, pulse width cannot greater than third cycle rate. clock frequency must remain constant (stable clock defined signal cycling within timing constraints specified clock pin) during access precharge states (READ, WRITE, including tWR, PRECHARGE commands). used reduce data rate. Auto precharge mode only. precharge timing budget (tRP) begins 7.5ns/7ns after first clock delay, after last WRITE executed. Precharge mode only. JEDEC PC100 specify three clocks. with load 4.6ns guaranteed design. Parameter guaranteed design. only; PC100 (-08) specifies maximum 4pF. only; PC100 (-08) specifies maximum 5pF. only; PC100 (-08) specifies maximum 6.5pF. 7.5ns 10ns -08. -7G, (MIN) 3.15V, (MAX) 55°C.
50pF (-7G 30pF)
defines time which output achieves open circuit condition; reference VOL. last valid data element will meet before going High-Z. timing tests have with timing referenced 1.5V crossover point. Other input signals allowed transition more than once every clocks otherwise valid levels. specifications tested after device properly initialized. Timing actually specified tCKS; clock(s) specified reference only minimum cycle rate. Timing actually specified plus tRP; clock(s) specified reference only minimum cycle rate. Timing actually specified tWR.
64Mb:
INITIALIZE LOAD MODE REGISTER
tCMH tCMS
AUTO REFRESH
tCMH tCMS COMMAND
tCMH tCMS
PRECHARGE
AUTO REFRESH
LOAD MODE REGISTER
ACTIVE
DQML, DQMH
A0-A9,
CODE
BANKS SINGLE BANK
CODE
BA0,
BANKS
BANK
100s Power-up: stable
High-Z
Precharge banks
AUTO REFRESH
AUTO REFRESH
Program Mode Register CARE UNDEFINED
TIMING PARAMETERS
(PC133) SYMBOL*
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tMRD3
(PC133)
(PC100) UNITS 2tCK
tCKH
*CAS latency indicated parentheses.
HIGH clock high time, commands applied NOP, with Mode Register loaded prior AUTO REFRESH cycles desired. JEDEC PC100 specify three clocks. Outputs guaranteed High-Z after command issued.
64Mb:
POWER-DOWN MODE
COMMAND
PRECHARGE
ACTIVE
DQML, DQMH
A0-A9,
BANKS
SINGLE BANK
BA0,
BANK(S)
High-Z
BANK
clock cycles Precharge active banks banks idle, enter power-down mode
Input buffers gated while power-down mode banks idle Exit power-down mode CARE UNDEFINED
TIMING PARAMETERS
(PC133) SYMBOL*
(PC100) UNITS SYMBOL*
(PC133) tCKH
tCKS tCMH tCMS
(PC100) UNITS
*CAS latency indicated parentheses.
NOTE:
Violating refresh requirements during power-down result loss data.
64Mb:
CLOCK SUSPEND MODE
COMMAND
READ WRITE
DQML, DQMH A0-A9,
COLUMN COLUMN
BA0,
BANK BANK
DOUT
DOUT
DOUT
DOUT
CARE UNDEFINED
TIMING PARAMETERS
(PC133) SYMBOL*
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS
(PC133)
(PC100) UNITS
tCKH
*CAS latency indicated parentheses.
NOTE:
this example, burst length latency AUTO PRECHARGE disabled. x16:
64Mb:
AUTO REFRESH MODE
COMMAND
AUTO REFRESH
PRECHARGE
AUTO REFRESH
ACTIVE
DQML, DQMH
A0-A9,
BANKS
SINGLE BANK BA0,
BANK(S)
RFC1 RFC1
BANK
High-Z
Precharge active banks
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKH tCKS tCMH tCMS tRFC
(PC133)
(PC100) UNITS
2.75 2.75
*CAS latency indicated parentheses.
NOTE:
Each AUTO REFRESH command performs refresh cycle. Back-to-back commands required.
64Mb:
SELF REFRESH MODE
COMMAND
PRECHARGE AUTO REFRESH
AUTO REFRESH
DQML, DQMH
A0-A11
BANKS
SINGLE BANK
BA0,
BANK(S)
High-Z Precharge active banks Enter self refresh mode
tXSR Exit self refresh mode (Restart refresh time base) CARE UNDEFINED
stable prior exiting self refresh mode
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tRAS tXSR
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH
*CAS latency indicated parentheses.
64Mb:
SINGLE READ WITHOUT AUTO PRECHARGE
COMMAND
ACTIVE READ PRECHARGE ACTIVE
DQML, DQMH A0-A9, BA0,
COLUMN
BANKS DISABLE AUTO PRECHARGE BANK SINGLE BANK BANK BANK
BANK
Latency
DOUT
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL* tCMH
tCMS tRAS tRCD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS
*CAS latency indicated parentheses.
NOTE:
this example, burst length latency READ burst followed PRECHARGE. x16:
64Mb:
READ WITHOUT AUTO PRECHARGE
COMMAND ACTIVE READ DQML, DQMH A0-A9,
COLUMN
PRECHARGE
ACTIVE
BANKS
DISABLE AUTO PRECHARGE BANK DOUT DOUT SINGLE BANKS BANK(S) DOUT DOUT
BA0,
BANK
BANK
Latency
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCMH tCMS tRAS tRCD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS
*CAS latency indicated parentheses.
NOTE:
this example, burst length latency READ burst followed PRECHARGE. x16:
64Mb:
READ WITH AUTO PRECHARGE
COMMAND
ACTIVE READ ACTIVE
DQML, DQMH A0-A9,
COLUMN
ENABLE AUTO PRECHARGE
BA0,
BANK BANK
BANK
Latency
DOUT
DOUT
DOUT
DOUT
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL* tCMH
tCMS tRAS tRCD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS
*CAS latency indicated parentheses. NOTE: this example, burst length latency x16:
64Mb:
ALTERNATING BANK READ ACCESSES
COMMAND
READ ACTIVE READ ACTIVE
ACTIVE
DQML, DQMH A0-A9,
COLUMN COLUMN
ENABLE AUTO PRECHARGE
ENABLE AUTO PRECHARGE
BA0,
BANK BANK BANK BANK
BANK
BANK BANK BANK Latency BANK
DOUT
DOUT
DOUT
DOUT
DOUT
BANK
BANK
BANK
Latency BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCMH tCMS tRAS tRCD tRRD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS
*CAS latency indicated parentheses. NOTE: this example, burst length latency x16:
64Mb:
READ FULL-PAGE BURST
COMMAND
READ
ACTIVE
BURST TERM
DQML, DQMH A0-A9,
COLUMN
BA0,
BANK
BANK
Latency
DOUT
DOUT
DOUT
DOUT
DOUT
DOUT
(x16) locations within same (x8) locations within same 1,024 (x4) locations within same Full page completed Full-page burst does self-terminate. BURST TERMINATE command.
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tRCD
(PC133)
(PC100) UNITS
2.75 2.75
tCKH
*CAS latency indicated parentheses.
NOTE:
this example, latency x16: Page left open; tRP.
64Mb:
READ OPERATION
COMMAND
ACTIVE READ
tCMS tCMH DQML, DQMH A0-A9,
COLUMN ENABLE AUTO PRECHARGE
BA0,
DISABLE AUTO PRECHARGE BANK
BANK
Latency
DOUT
DOUT
DOUT
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tRCD
(PC133)
(PC100) UNITS
2.75 2.75
tCKH
*CAS latency indicated parentheses.
NOTE:
this example, burst length latency x16:
64Mb:
SINGLE WRITE WITHOUT AUTO PRECHARGE
tCMS COMMAND tCMH
WRITE PRECHARGE ACTIVE
ACTIVE
DQML, DQMH A0-A9,
COLUMN BANKS DISABLE AUTO PRECHARGE BANK SINGLE BANK BANK
BA0,
BANK
BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCMS tRAS tRCD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS tCMH
*CAS latency indicated parentheses.
NOTE:
this example, burst length WRITE burst followed PRECHARGE. 15ns required between <DIN PRECHARGE command, regardless frequency. x16:
64Mb:
WRITE WITHOUT AUTO PRECHARGE
tCMS COMMAND tCMH
WRITE PRECHARGE ACTIVE
ACTIVE
DQML, DQMH A0-A9,
COLUMN BANKS DISABLE AUTO PRECHARGE BANK SINGLE BANK BANK BANK
BA0,
BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCMS tRAS tRCD
120,000
(PC133) 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS tCMH
*CAS latency indicated parentheses.
NOTE:
this example, burst length WRITE burst followed PRECHARGE. 15ns required between <DIN PRECHARGE command, regardless frequency. x16:
64Mb:
WRITE WITH AUTO PRECHARGE
tCMS tCMH COMMAND
ACTIVE WRITE ACTIVE
DQML, DQMH A0-A9,
COLUMN ENABLE AUTO PRECHARGE
BA0,
BANK BANK
BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCMS tRAS tRCD
120,000
(PC133) 7.5ns 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS tCMH
*CAS latency indicated parentheses.
NOTE:
this example, burst length x16:
64Mb:
ALTERNATING BANK WRITE ACCESSES
tCMS COMMAND tCMH
WRITE ACTIVE WRITE ACTIVE
ACTIVE
DQML, DQMH A0-A9,
COLUMN
COLUMN
ENABLE AUTO PRECHARGE
ENABLE AUTO PRECHARGE
BA0,
BANK BANK BANK BANK
BANK
BANK BANK BANK
BANK
BANK
BANK
BANK
BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tRAS tRCD tRRD
120,000
(PC133) 7.5ns 120,000
(PC100) 120,000 UNITS
2.75 2.75
tCKH tCKS tCMH tCMS
*CAS latency indicated parentheses.
NOTE:
this example, burst length x16:
64Mb:
WRITE FULL-PAGE BURST
COMMAND
WRITE
ACTIVE
BURST TERM
DQML, DQMH A0-A9,
COLUMN
BA0,
BANK
BANK
Full-page burst does self-terminate. BURST TERMINATE command stop.2,
(x16) locations within same (x8) locations within same 1,024 (x4) locations within same
Full page completed
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tRCD
(PC133)
(PC100) UNITS
2.75 2.75
tCKH
*CAS latency indicated parentheses. NOTE: x16: must satisfied prior PRECHARGE command. Page left open; tRP.
64Mb:
WRITE OPERATION
COMMAND
WRITE
ACTIVE
DQML, DQMH A0-A9,
COLUMN ENABLE AUTO PRECHARGE
BA0,
DISABLE AUTO PRECHARGE BANK
BANK
CARE UNDEFINED
TIMING PARAMETERS
SYMBOL*
(PC133)
(PC100) UNITS SYMBOL*
tCKS tCMH tCMS tRCD
(PC133)
(PC100) UNITS
2.75 2.75
tCKH
*CAS latency indicated parentheses.
NOTE:
this example, burst length x16:
64Mb:
44-PIN PLASTIC Tiny-BGA

Other recent searches


TSB43AA82 - TSB43AA82   TSB43AA82 Datasheet
SUP90N06-05L - SUP90N06-05L   SUP90N06-05L Datasheet
RSM101 - RSM101   RSM101 Datasheet
RSM107 - RSM107   RSM107 Datasheet
PC40016 - PC40016   PC40016 Datasheet
MPS-081017-02 - MPS-081017-02   MPS-081017-02 Datasheet
HFB1N70S - HFB1N70S   HFB1N70S Datasheet
HFA3925 - HFA3925   HFA3925 Datasheet
CPU32 - CPU32   CPU32 Datasheet
BUT11A - BUT11A   BUT11A Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive