Product data sheet Supesedes data 2003 2004 Product data sheet

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Product data sheet Supesedes data 2003 2004 Product data sheet

Datasheet Thumbnail

Top Searches for this datasheet

GTL2010 10-bit bi-directional voltage translator
Product data sheet Supesedes data 2003 2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
FEATURES
10-bit bi-directional voltage translator Allows voltage level translation between
buses which allows direct interface with GTL, GTL+, LVTTL/TTL CMOS levels
DESCRIPTION
Gunning Transceiver Logic Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with ON-state resistance minimal propagation delay. GTL2010 provides NMOS pass transistors with common gate (GREF) reference transistor (SREF DREF). device allows bi-directional voltage translations between without direction pin. When port clamp ON-state resistance connection exists between ports. Assuming higher voltage port, when port HIGH, voltage port limited voltage reference transistor (SREF). When port HIGH, port pulled pull-up resistors. This functionality allows seamless translation between higher lower voltages selected user, without need directional control. transistors have same electrical characteristics there minimal deviation from output another voltage propagation delay. This benefit over discrete transistor voltage translation solutions, since fabrication transistors symmetrical. Because transistors device identical, SREF DREF located other matched Sn/Dn transistors, allowing easier board layout. translator's transistors provides excellent protection lower voltage devices same time protect less resistant devices.
Provides bi-directional voltage translation with direction RDSON resistance between input output pins
(Sn/Dn)
Supports insertion power supply required Will latch tolerant inputs stand-by current Flow-through pinout ease printed circuit board trace routing protection exceeds 2000 JESD22-A114,
JESD22-A115, 1000 JESD22-C101
Packages offered: TSSOP24, HVQFN24
APPLICATIONS
application that requires bi-directional unidirectional
voltage level translation from voltage from voltage from
open drain construction with direction ideal
bi-directional voltage (e.g., processor port translation normal and/or I2C-bus signal levels GTL/GTL+ translation LVTTL/TTL signal levels.
ORDERING INFORMATION
PACKAGES 24-Pin Plastic TSSOP 24-Pin Plastic HVQFN TEMPERATURE RANGE ORDER CODE GTL2010PW GTL2010BS TOPSIDE MARK GTL2010 2010 NUMBER SOT355-1 SOT616-1
Standard packing quantities other packaging data available www.philipslogic.com/packaging.
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
CONFIGURATION TSSOP
SREF GREF DREF
FUNCTION TABLE
HIGH translation assuming higher voltage level GREF DREF SREF In-Dn Out-Sn VTT1 Transistor
HIGH voltage level voltage level Don't Care NOTES: pulled-up pulled-down. follows input LOW. GREF should least higher than SREF best translator operation. equal SREF voltage.
FUNCTION TABLE
HIGH translation assuming higher voltage level GREF DREF SREF In-Sn Out-Dn Transistor nearly
SA00641
Figure configuration TSSOP
CONFIGURATION HVQFN
SREF GREF DREF
HIGH voltage level voltage level Don't Care NOTES: pulled through external resistor. follows input LOW. GREF should least higher than SREF best translator operation. equal SREF voltage.
CLAMP SCHEMATIC
DREF GREF
VIEW
SW02141
Figure configuration HVQFN
DESCRIPTION
TSSOP NUMBER HVQFN NUMBER SYMBOL SREF DREF GREF NAME FUNCTION Ground Source reference transistor Port Port Port Port Drain reference transistor Gate reference transistor
SREF
SA00647
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
APPLICATIONS Bi-directional translation
bi-directional clamping configuration, higher voltage lower voltage lower voltage higher voltage, GREF input must connected DREF both pins pulled HIGH side through pull-up resistor (typically filter capacitor DREF recommended. processor output totem pole open drain (pull-up resistors required) chipset output totem pole open drain (pull-up resistors required pull outputs VCC). However, either output totem pole, data must uni-directional outputs must 3-statable outputs must controlled some direction control mechanism prevent HIGH contentions either direction. both outputs open drain, direction control needed. opposite side reference transistor (SREF) connected processor core power supply voltage. When DREF connected through resistor supply SREF between output each maximum output voltage equal SREF output each maximum output voltage equal VCC.
TYPICAL BI-DIRECTIONAL VOLTAGE TRANSLATION
VCORE SREF GREF DREF
GTL2002
TOTEM POLE OPEN DRAIN
CHIPSET
INCREASE SIZE USING GTL2010 GTL2000
CHIPSET
SA00642
Figure Bi-directional translation multiple higher voltage levels such I2C-bus application
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
Uni-directional down translation
uni-directional clamping, higher voltage lower voltage, GREF input must connected DREF both pins pulled higher side through pull-up resistor (typically filter capacitor DREF recommended. Pull-up resistors required chipset open drain. opposite side reference transistor (SREF) connected processor core supply voltage. When DREF connected through resistor supply SREF between output each maximum output voltage equal SREF.
TYPICAL UNI-DIRECTIONAL HIGH VOLTAGE TRANSLATION
EASY MIGRATION LOWER VOLTAGE PROCESSOR GEOMETRY SHRINKS. VCORE SREF GREF DREF
GTL2002
CHIPSET TOTEM POLE
SA00643
Figure Uni-directional down translation, protect voltage processor pins
Uni-directional translation
uni-directional translation, lower voltage higher voltage, reference transistor connected same down translation. pull-up resistor required higher voltage side full HIGH level, since GTL-TVC device will only pass reference source (SREF) voltage HIGH when doing translation. driver lower voltage side only needs pull-up resistors open drain.
TYPICAL UNI-DIRECTIONAL HIGH VOLTAGE TRANSLATION
EASY MIGRATION LOWER VOLTAGE PROCESSOR GEOMETRY SHRINKS. VCORE SREF GREF DREF
GTL2002
TOTEM POLE OPEN DRAIN
CHIPSET
SA00644
Figure Uni-directional translation, higher voltage chip sets
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
Sizing pull-up resistor
pull-up resistor value needs limit current through pass transistor when "on" state about This will guarantee pass voltage current through pass transistor higher than pass voltage will also higher "on" state. current through each pass transistor pull-up resistor value calculated follows: Resistor value Pull-up voltage (V)*0.35 0.015
table below summarizes resistor values various reference voltages currents also resistor value shown column larger value should used ensure that pass voltage transistor would less. external driver must able sink total current from resistors both sides GTL-TVC device 0.175 although only applies current flowing through GTL-TVC device. Application Note AN10145-01 Bi-Directional Voltage Translators more information.
PULL-UP RESISTOR VALUES
PULL-UP RESISTOR VALUE (OHMS) VOLTAGE NOMINAL NOMINAL NOMINAL 1550 1705 1082
NOTES: Calculated 0.35 Assumes output driver 0.175 stated current +10% compensate range resistor tolerance.
ABSOLUTE MAXIMUM RATINGS1,
SYMBOL VSREF VDREF VGREF IREFK IMAX Tstg PARAMETER source reference voltage drain reference voltage gate reference voltage voltage Port voltage Port diode current reference pins diode current Port diode current Port clamp current channel Storage temperature range Channel ON-state CONDITIONS RATING -0.5 +7.0 -0.5 +7.0 -0.5 +7.0 -0.5 +7.0 -0.5 +7.0 ±128 +150 UNIT
NOTES: Stresses beyond those listed cause permanent damage device. These stress ratings only functional operation device these other conditions beyond those indicated under "recommended operating conditions" implied. Exposure absolute-maximum-rated conditions extended periods affect device reliability. performance capability high-performance integrated circuit conjunction with thermal environment create junction temperatures which detrimental reliability. maximum junction temperature this integrated circuit should exceed input output negative voltage ratings exceeded input output clamp current ratings observed.
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
RECOMMENDED OPERATING CONDITIONS
SYMBOL VI/O VSREF VDREF VGREF IPASS Tamb PARAMETER Input/output voltage (Sn, source reference voltage1 drain reference voltage gate reference voltage Pass transistor current Operating ambient temperature range free CONDITIONS LIMITS UNIT
NOTE: VSREF VDREF best results level shifting applications.
ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (unless otherwise noted)
SYMBOL CI(GREF) CIO(OFF) CIO(ON) PARAMETER level output voltage Input clamp voltage Gate input leakage Gate capacitance capacitance capacitance TEST CONDITIONS VSREF 1.365 0.175 Iclamp 15.2 VGREF VGREF VGREF VGREF ron2 On-resistance resistance VGREF VGREF VGREF VGREF VGREF VGREF VGREF VGREF LIMITS TYP1 18.6 -1.2 UNIT
NOTES: typical values measured Tamb Measured voltage drop between terminals indicated current through switch. On-state resistance determined lowest voltage terminals.
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
CHARACTERISTICS TRANSLATOR TYPE APPLICATIONS
VREF 1.365 1.635 VDD1 VDD2 2.36 2.64 Refer Test Circuit diagram. LIMITS SYMBOL PARAMETER Propagation delay WAVEFORM Tamb -40°C tPLH2 TYP1 UNIT
NOTES: typical values measured VDD1 VDD2 VREF Tamb Propagation delay guaranteed characterization. CON(max) COFF(max) guaranteed design.
WAVEFORMS
TEST CIRCUIT
VDD1 VDD2 VDD2 VDD2
INPUT tPHL VDD2 OUTPUT HIGH-to-LOW LOW-to-HIGH
tPLH
DREF GREF
tPHL tPHL
tPLH tPLH
VDD2 OUTPUT HIGH-to-LOW LOW-to-HIGH
SREF
SA00524
VREF
TEST
Waveform Input (Sn) Output (Dn) Propagation Delays
PULSE GENERATOR
SA00648
Waveform Load circuit
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
CHARACTERISTICS TYPE APPLICATION
LIMITS Tamb GREF Propagation delay1 Mean
SYMBOL
PARAMETER DESCRIPTION
UNITS
NOTES: This parameter warranted production tested. propagation delay based time constant typical on-state resistance switch load capacitance when driven ideal voltage source (zero output impedance).
WAVEFORMS
INPUT tPLH tPHL OUTPUT
TEST CIRCUIT WAVEFORMS
From Output Under Test Open
Load Circuit
TEST tPLZ/tPZL tPHZ/tPZH
open open
SA00639
Waveform Input (Sn) Output (Dn) Propagation Delays
DEFINITIONS Load capacitance includes probe capacitance; CHARACTERISTICS value.
SA00012
Waveform Load circuit
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
TSSOP24: plastic thin shrink small outline package; leads; body width
SOT355-1
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
HVQFN24: plastic thermal enhanced very thin quad flat package; leads; terminals; body 0.85
SOT616-1
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
REVISION HISTORY
Date 20040728 Description Product data sheet (9397 13854). Supersedes data 2003 (9397 11458). Modifications:
Figure page correct HVQFN configuration drawing include pins through
20030502 20030401 20000830 Product data (9397 11458); 853-2153 29881 dated 2003. Supersedes data April 2003 (9397 11352). Product data (9397 11352); 853-2153 29603 dated February 2003. Supersedes data 2000 (9397 07462). Product data (9397 07462); 853-2153 24452 dated 2000
2004
Product data sheet
10-bit bi-directional voltage translator
GTL2010
Data sheet status
Level
Data sheet status
Objective data sheet
Product status
Development
Definitions
This data sheet contains data from objective specification product development. Philips Semiconductors reserves right change specification manner without notice. This data sheet contains data from preliminary specification. Supplementary data will published later date. Philips Semiconductors reserves right change specification without notice, order improve design supply best possible product. This data sheet contains data from product specification. Philips Semiconductors reserves right make changes time order improve design, manufacturing supply. Relevant changes will communicated Customer Product/Process Change Notification (CPCN).
Preliminary data sheet
Qualification
Product data sheet
Production
Please consult most recently issued data sheet before initiating completing design. product status device(s) described this data sheet have changed since this data sheet published. latest information available Internet data sheets describing multiple type numbers, highest-level product status determines data sheet status.
Definitions
Short-form specification data short-form specification extracted from full data sheet with same type number title. detailed information relevant data sheet data handbook. Limiting values definition Limiting values given accordance with Absolute Maximum Rating System (IEC 60134). Stress above more limiting values cause permanent damage device. These stress ratings only operation device these other conditions above those given Characteristics sections specification implied. Exposure limiting values extended periods affect device reliability. Application information Applications that described herein these products illustrative purposes only. Philips Semiconductors make representation warranty that such applications will suitable specified without further testing modification.
Disclaimers
Life support These products designed life support appliances, devices, systems where malfunction these products reasonably expected result personal injury. Philips Semiconductors customers using selling these products such applications their risk agree fully indemnify Philips Semiconductors damages resulting from such application. Right make changes Philips Semiconductors reserves right make changes products-including circuits, standard cells, and/or software-described contained herein order improve design and/or performance. When product full production (status `Production'), relevant changes will communicated Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes responsibility liability these products, conveys license title under patent, copyright, mask work right these products, makes representations warranties that these products free from patent, copyright, mask work right infringement, unless otherwise specified.
Contact information
additional information please visit Fax: 24825
Koninklijke Philips Electronics N.V. 2004 rights reserved. Printed U.S.A. Date release: 07-04
sales offices addresses send e-mail
Document order number:
9397 13854
2004

Product data sheet Supesedes data 2003 2004 Product data sheet

Top Searches for this datasheet

Other recent searches