CMOS Single Chip 8-bit Microcontroller Description TEMIC's 8

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

CMOS Single Chip 8-bit Microcontroller Description TEMIC's 8

Datasheet Thumbnail

Top Searches for this datasheet

80C32/80C52
CMOS Single Chip 8-bit Microcontroller
Description
TEMIC's 80C52 80C32 high performance CMOS versions 8052/8032 NMOS single chip Microcontroller. fully static design TEMIC 80C52/80C32 allows reduce system power consumption bringing clock frequency down value, even without loss data. 80C52 retains features 8052: bytes ROM; bytes RAM; lines; three timers; 6-source, 2-level interrupt structure; full duplex serial port; on-chip oscillator clock circuits. addition, 80C52
80C32: Romless version 80C52 80C32/80C52-L16: power version VCC: Freq: 0-16 80C32/80C52-12: 80C32/80C52-16: 80C32/80C52-20: 80C32/80C52-25: 80C32/80C52-30: 80C32/80C52-36:
software-selectable modes reduced activity further reduction power consumption. idle mode frozen while RAM, timers, serial port interrupt system continue function. power down mode saved other functions inoperative. 80C32 identical 80C52 except that on-chip ROM. TEMIC's 80C52/80C32 manufactured using SCMOS process which allows them from with TEMIC's 80C52 80C32 also available with
80C32-40: MHz(1) 80C32-42: MHz(1) 80C32-44: MHz(1)
Notes: 70_C temperature range. other speed temperature range availability, please contact your sales office.
Features
Power control modes bytes Kbytes (80C52) programmable lines Three timer/counters program memory space data memory space Fully static design 0.8µ CMOS process Boolean processor interrupt sources Programmable serial port Temperature range: commercial, industrial, automotive, military
Optional
Secret ROM: Encryption Secret TAG: Identification number
Rev.
September 1998
80C32/80C52
Interface
INT0 INT1
XTAL1 XTAL2 PSEN AD0-AD7 A8-A15 Parallel Ports External 8-BIT INTERNAL Oscillator Timing bytes Kbytes Interrupt Unit
Serial Port
Timer
Timer
Timer
T2EX
Figure Block Diagram
Rev.
September 1998
80C32/80C52
P1.1/T2EX
P0.0/A0
P0.1/A1
P0.2/A2
P1.5 P1.6 P1.7 RxD/P3.0 TxD/P3.1 INT0/P3.2 INT1/P3.3 T0/P3.4 T1/P3.5
P0.4/A4 P0.5/A5 P0.6/A6 P0.7/A7 PSEN P2.7/A15 P2.6/A14 P2.5/A13
P2.2/A10 P2.3/A11 P2.1/A9 P2.4/A12 XTAL2 XTAL1 WR/P3.6 RD/P3.7 P2.0/A8
80C32/80C52
P1.1/T2EX P1.0/T2 A0/P0.0 A1/P0.1 A2/P0.2 A3/P0.3 P1.4 P1.3 P1.2
P1.5 P1.6 P1.7 RxD/P3.0 TxD/P3.1 INT0/P3.2 INT1/P3.3 T0/P3.4 T1/P3.5
P0.4/A4 P0.5/A5 P0.6/A6 P0.7/A7
80C32/80C52
PSEN P2.7/A15 P2.6/A14 P2.5/A13
XTAL2
XTAL1
P2.2/A10
P2.3/A11
WR/P3.6
P2.0/A8
P2.1/A9
Diagrams reference only. Package sizes scale.
Figure Configuration
P2.4/A12
RD/P3.7
P0.3/A3
P1.0/T2
P1.4
P1.3
P1.2
Rev.
September 1998
80C32/80C52
Description
5.1.
Circuit ground potential.
5.2.
Supply voltage during normal, Idle, Power Down operation.
5.3. Port
Port open drain bi-directional port. Port pins that have written them float, that state used high-impedance inputs. Port also multiplexed low-order address data during accesses external Program Data Memory. this application uses strong internal pullups when emitting 1's. Port also outputs code bytes during program verification 80C52. External pullups required during program verification. Port sink eight inputs.
5.4. Port
Port bi-directional port with internal pullups. Port pins that have written them pulled high internal pullups, that state used inputs. inputs, Port pins that externally being pulled will source current (IIL, data sheet) because internal pullups. Port also receives low-order address byte during program verification. 80C52, Port sink/ source three inputs. drive CMOS inputs without external pullups. inputs PORT also used timer/counter P1.0 [T2]: External clock input timer/counter P1.1 [T2EX]: trigger input timer/counter reloaded captured causing timer/counter interrupt.
5.5. Port
Port bi-directional port with internal pullups. Port pins that have written them pulled high internal pullups, that state used inputs. inputs, Port pins that externally being pulled will source current (ILL, data sheet) because internal pullups. Port emits high-order address byte during fetches from external Program Memory during accesses external Data Memory that addresses (MOVX @DPTR). this application, uses strong internal pullups when emitting 1's. During accesses external Data Memory that addresses (MOVX @Ri), Port emits contents Special Function Register. also receives high-order address bits control signals during program verification 80C52. Port sink/source three inputs. drive CMOS inputs without external pullups.
5.6. Port
Port bi-directional port with internal pullups. Port pins that have written them pulled high internal pullups, that state used inputs. inputs, Port pins that externally being pulled will source current (ILL, data sheet) because pullups. also serves functions various special features TEMIC Family, listed below.
Rev.
September 1998
80C32/80C52
Port
P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7
Alternate Function
(serial input port) (serial output port) INT0 (external interrupt INT1 (external interrupt (Timer external input) (Timer external input) (external Data Memory write strobe) (external Data Memory read strobe)
Port sink/source three inputs. drive CMOS inputs without external pullups.
5.7.
high level this machine cycles while oscillator running resets device. internal pull-down resistor permits Power-On reset using only capacitor connected VCC. soon Reset applied (Vin), PORT tied one. This operation achieved asynchronously even oscillator does start-up.
5.8.
Address Latch Enable output latching byte address during accesses external memory. activated though this purpose constant rate oscillator frequency except during external data memory access which time pulse skipped. sink/source inputs. drive CMOS inputs without external pullup.
5.9. PSEN
Program Store Enable output read strobe external Program Memory. PSEN activated twice each machine cycle during fetches from external Program Memory. (However, when executing external Program Memory, activations PSEN skipped during each access external Data Memory). PSEN activated during fetches from internal Program Memory. PSEN sink/source inputs. drive CMOS inputs without external pullup.
5.10.
When held high, executes internal Program Memory (unless Program Counter exceeds FFFH). When held low, executes only external Program Memory. must floated.
5.11. XTAL1
Input inverting amplifier that forms oscillator. Receives external oscillator signal when external oscillator used. Output inverting amplifier that forms oscillator. This should floated when external oscillator used.
Rev.
September 1998
80C32/80C52
Idle Power Down Operation
Figure shows internal Idle Power Down clock configuration. illustrated, Power Down operation stops oscillator. Idle mode operation allows interrupt, serial port, timer blocks continue function, while clock gated off. These special modes activated software Special Function Register, PCON. hardware address 87H. PCON addressable.
Figure Idle Power Down Hardware
PCON: Power Control Register (MSB) SMOD Symbol
SMOD
(LSB) Position
PCON.7 Double Baud rate When baud rate doubled when serial port being used either modes Reserved value read from this indeterminate. this bit. Reserved value read from this indeterminate. this bit. Reserved value read from this indeterminate. this bit. General-purpose flag General-purpose flag Power Down bit. Setting this activates power down operation
Name Function
PCON.6
PCON.5
PCON.4 PCON.3 PCON.2
PD(1)
PCON.1
Cleared hardware when interrupt reset occurs. activate Power-Down mode. both set, takes precedence. Idle mode
IDL(1)
PCON.0
Cleared hardware when interrupt reset occurs. activate Idle mode. both set, takes precedence.
written same time. takes, precedence. reset value PCON (000X0000).
Rev.
September 1998
80C32/80C52
6.1. Idle Mode
instruction that sets PCON.0 last instruction executed before Idle mode activated. Once Idle mode status preserved entirety: Stack Pointer, Program Counter, Program Status Word, Accumulator, other registers maintain their data during idle. Table describes status external pins during Idle mode. There three ways terminate Idle mode. Activation enabled interrupt will cause PCON.0 cleared hardware, terminating Idle mode. interrupt serviced, following RETI, next instruction executed will following instruction that wrote PCON.0. flag bits used determine whether interrupt received during normal execution during Idle mode. example, instruction that writes PCON.0 also clear both flag bits. When Idle mode terminated enabled interrupt, service routine examine status flag bits. second terminating Idle mode with hardware reset. Since oscillator still running, hardware reset needs active only machine cycles oscillator periods) complete reset operation.
6.2. Power Down Mode
instruction that sets PCON.1 last executed prior entering power down. Once power down, oscillator stopped. contents onchip Special Function Register saved during power down mode. hardware reset initiates Special Fucntion Register. Power Down mode, lowered minimize circuit power consumption. Care must taken ensure voltage reduced until power down mode entered, that voltage restored before hardware reset applied which freezes oscillator. Reset should released until oscillator restarted stabilized. Table describes status external pins while power down mode. should noted that power down mode activated while external program memory, port data that held Special Function Register restored Port data port held high during power down mode strong pullup, shown Figure Table Status external pins during idle power down modes
Mode
Idle Idle Power Down Power Down
Program Memory
Internal External Internal External
PSEN
PORT0
Port Data Floating Port Data Floating
PORT1
Port Data Port Data Port Data Port Data
PORT2
Port Data Address Port Data Port Data
PORT3
Port Data Port Data Port Data Port Data
6.3. Stop Clock Mode
static design, TEMIC 80C32/C52 clock speed reduced until without data loss memory registers. This mode allows step step utilization, permits reduce system power consumption bringing clock frequency down value. MHz, power consumption same Power Down Mode.
Rev.
September 1998
80C32/80C52
6.4. Ports
buffers Ports implemented shown Figure
Figure Buffers 80C52 (Ports
When port latch contains pFETS figure while nFET turned When port latch makes 0-to-1 transition, nFET turns off. strong pFET, turns oscillator periods, pulling output high very rapidly. output line drawn high, pFET turns through inverter supply source current. This inverter form latch which holds supported When Port used address port, access external program data memory, address that contains will have strong pullup turned entire duration external memory access. When Ports used input, user should aware that external circuit must sink current during logical 1-to-0 transition. maximum sink current specified under D.C. Specifications. When input goes below approximately turns save current. Note, when returning logical only internal pullup that This will result slow rise time user's circuit does force input line high.
6.5. Oscillator Characteristics
XTAL1 XTAL2 input output respectively, inverting amplifier which configured on-chip oscillator, shown Figure Either quartz crystal ceramic resonator used.
Figure Crystal Oscillator drive device from external clock source, XTAL1 should driven while XTAL2 left unconnected shown Figure There requirements duty cycle external clock signal, since input internal clocking circuitry through divide-by-two flip-flop, minimum maximum high times specified Data Sheet must observed.
Rev.
September 1998
80C32/80C52
Figure External Drive Configuration
Hardware Description
Same 80C51, plus third timer/counter.
7.1. Timer/Event Counter
Timer timer/counter like Timers operate either timer event counter. This selected C/T2 Special Function Register T2CON (Figure 1.). three operating modes "capture", "autoload" "baud rate generator", which selected bits T2CON shown Table capture mode there options which selected EXEN2 T2CON; EXEN2 then Timer timer counter which upon overflowing sets TF2, Timer overflow bit, which used generate interrupt. EXEN2 then Timer still does above, with added feature that 1-to-0 transition external input T2EX causes current value Timer registers, TH2, captured into registers RCAP2L RCAP2H, respectively, (RCAP2L RCAP2H Special Function Register 80C52). addition, transition T2EX causes EXF2 T2CON set, EXF2, like TF2, generate interrupt. Table Timer Operating Modes
RCLK TCLK
CP/RL2
auto-reload capture baud rate generator (off)
MODE
capture mode illustrated Figure
Rev.
September 1998
80C32/80C52
C/T2
T2CON.1
Overflow
bits)
T2CON.2
bits)
T2CON.7
Timer Interrupt Request RCAP2H RCAP2L
T2EX EXEN2
T2CON.3
EXF2
T2CON.6
Figure Timer Capture Mode auto-reload mode there again options, which selected EXEN2 T2CON.If EXEN2 then when Timer rolls over does only also causes Timer register reloaded with value registers RCAP2L RCAP2H, which preset software. EXEN2 then Timer still does above, with added feature that 1-to-0 transition external input T2EX will also trigger reload EXF2. auto-reload mode illustrated Figure C/T2
T2CON.1
bits)
T2CON.2
bits)
Overflow
T2CON.7
Timer Interrupt Request RCAP2H RCAP2L
T2EX EXEN2
T2CON.3
EXF2
T2CON.6
Figure Timer Auto-Reload Mode
Rev.
September 1998
80C32/80C52
T2CON (S:C8h) Timer/Counter Control Register
Number
EXF2 Mnemonic
RCLK
TCLK
EXEN2 Description
C/T2#
CP/RL2#
Timer Overflow flag RCLK= TCLK= hardware when Timer overflows. Must cleared software Timer External flag EXF2 does cause interrupt up/down counter mode (DCEN= hardware EXEN2= when negative transition T2EX detected. Receive Clock Clear select Timer Timer Receive Baud Rate Generator Serial Port modes select Timer Timer Receive Baud Rate Generator Serial Port modes Transmit Clock Clear select Timer Timer Transmit Baud Rate Generator Serial Port modes select Timer Timer Transmit Baud Rate Generator Serial Port modes Timer External Enable Clear ignore events T2EX Timer cause capture reload when negative transition T2EX detected unless Timer being used Baud Rate Generator Serial Port. Timer Control Clear turn Timer turn Timer Timer Counter/Timer Select Clear Timer operation: Timer counts divided-down system clock. Counter operation: Timer counts negative transitions external Capture/Reload CP/RL2# ignored Timer forced auto-reload Timer overflow RCLK= TCLK= Clear auto-reload Timer overflows negative transitions T2EX EXEN2= capture negative transitions T2EX EXEN2=
EXF2
RCLK
TCLK
EXEN2
C/T2#
CP/RL2#
Reset Value= 0000 0000b
Rev.
September 1998
80C32/80C52
7.2. 80C52 with Secret
TEMIC offers 80C52 with encrypted secret option secure code contained 80C52 microcontrollers. clear reading program contained made impossible encryption through several random keys implemented during manufacturing process. keys used such encryption selected randomwise definitely different from microcontroller another. This encryption activated during following phases Everytime byte addressed during verify content, byte encryption array selected. MOVC instructions executed from external program memory disabled when fetching code bytes from internal memory. sampled latched reset, thus state modification disabled. further information please refer application note (ANM053) available upon request.
7.3. 80C52 with Secret
TEMIC offers special 64-bit identifier called "SECRET TAG" microcontroller chip. Secret option available both ROMless masked microcontrollers. Secret feature allows serialization each microcontroller identification specific equipment. unique number device implemented chip during manufacturing process. serial number 64-bit binary value which contained addressable Special Function Registers (SFR) area. This Secret option read-out software routine thus enables user individual identity check device. This routine implemented inside microcontroller memory case masked version which kept secret (and then value Secret also) using Encryption. further information, please refer application note (ANM031) available upon request.
Electrical Characteristics
8.1. Absolute Maximum Ratings(1) Commercial Industrial Temp Range
Ambiant Temperature Under Bias: commercial industrial automotive military Storage Temperature Voltage Voltage Power Dissipation 70_C -40_C 85_C -40_C +125_C -55_C +125_C -65_C 150_C -0.5 -0.5 W(2)
Notes: Stresses above those listed under Absolute Maximum Ratings" cause permanent damage device. This stress rating only functional operation device these other conditions above those indicated operational sections this specification implied. Exposure absolute maximum rating conditions affect device reliability. This value based maximum allowable temperature thermal resistance package.
Rev.
September 1998
80C32/80C52
8.2. parameters Commercial Industrial
Table Parameters 70°C; VSS= VCC= -40°C 85°C; VSS= VCC=
Symbol
VIH1 Input Voltage Input High Voltage (Except XTAL RST) Input High Voltage (for XTAL RST) Output Voltage (Port
Parameter
0.45 0.45
Unit
Test Conditions
IOL= IOL= mA(4) IOL= IOL= IOL= mA(4) IOL= IOH= IOH= IOH= VCC= IOH= IOH= IOH= VCC= Vin= 0.45 0.45 Vin= VCC= V(3)
VOL1
Output Voltage (Port ALE, PSEN)
Output High Voltage Port
VOH1
Output High Voltage (Port ALE, PSEN)
RRST
Logical Input Current (Ports Input leakage Current Logical Transition Current (Ports Power Down Current Pulldown Resistor Capacitance Buffer Power Supply Current Freq= idle Freq= idle Freq 1.25 Freq (MHz) idle= 0.36 Freq (MHz)
KOhm
MHz, 25_C VCC= V(1)
Notes: measured with output pins disconnected; XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C. RST= Port VCC. would slighty higher crystal oscillator used. Idle measured with output pins disconnected XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C; Port VCC; RST= VSS. Power Down measured with output pins disconnected; PORT VCC; XTAL2 N.C. RST= VSS. Capacitance loading Ports cause spurious noise pulses superimposed VOLS Ports noise external capacitance discharging into Port Port pins when these pins make transitions during operations. worst cases (capacitive loading pF), noise pulse line exceed 0.45 exceed 0,45 with maxi peak Schmitt Trigger necessary.
Rev.
September 1998
80C32/80C52
8.3. parameters Automotive
Table Parameters -40°C 125°C; VSS= VCC=
Symbol
VIH1 Input Voltage Input High Voltage (Except XTAL RST) Input High Voltage (for XTAL RST) Output Voltage (Port
Parameter
0.45 0.45
Unit
Test Conditions
IOL= IOL= mA(4) IOL= IOL= IOL= mA(4) IOL= IOH= IOH= IOH= VCC= IOH= IOH= IOH= VCC= Vin= 0.45 0.45 Vin= VCC= V(3)
VOL1
Output Voltage (Port ALE, PSEN)
Output High Voltage Port
VOH1
Output High Voltage (Port ALE, PSEN)
RRST
Logical Input Current (Ports Input leakage Current Logical Transition Current (Ports Power Down Current Pulldown Resistor Capacitance Buffer Power Supply Current Freq= idle Freq= idle Freq 1.25 Freq (MHz) idle= 0.36 Freq (MHz)
KOhm
MHz, 25_C VCC= V(1)
Notes: measured with output pins disconnected; XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C. RST= Port VCC. would slighty higher crystal oscillator used. Idle measured with output pins disconnected XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C; Port VCC; RST= VSS. Power Down measured with output pins disconnected; PORT VCC; XTAL2 N.C. RST= VSS. Capacitance loading Ports cause spurious noise pulses superimposed VOLS Ports noise external capacitance discharging into Port Port pins when these pins make transitions during operations. worst cases (capacitive loading pF), noise pulse line exceed 0.45 exceed 0,45 with maxi peak Schmitt Trigger necessary.
Rev.
September 1998
80C32/80C52
8.4. parameters -Military
Table Parameters -55°C 125°C; VSS= VCC=
Symbol
VIH1 VOL1 Input Voltage Input High Voltage (Except XTAL RST) Input High Voltage (for XTAL RST) Output Voltage (Port Output Voltage (Port ALE, PSEN) Output High Voltage (Port 0.75 VOH1 Output High Voltage (Port External Mode, ALE, PEN) 0.75 RRST Logical Input Current (Ports Input leakage Current Logical Transition Current (Ports Power Down Current Pulldown Resistor Capacitance Buffer Power Supply Current Freq= idle Freq= idle Freq 1.25 Freq (MHz) idle= 0.36 Freq (MHz)
Parameter
0.45 0.45
Unit
Test Conditions
IOL= mA(4) IOL= mA(4) IOH= VCC= IOH= IOH= IOH= VCC= IOH= IOH= Vin= 0.45 0.45 Vin= VCC= V(3)
MHz, 25_C VCC=
Notes: measured with output pins disconnected; XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C. RST= Port VCC. would slighty higher crystal oscillator used. Idle measured with output pins disconnected XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C; Port VCC; RST= VSS. Power Down measured with output pins disconnected; PORT VCC; XTAL2 N.C. RST= VSS. Capacitance loading Ports cause spurious noise pulses superimposed VOLS Ports noise external capacitance discharging into Port Port pins when these pins make transitions during operations. worst cases (capacitive loading pF), noise pulse line exceed 0.45 exceed 0,45 with maxi peak Schmitt Trigger necessary.
Rev.
September 1998
80C32/80C52
8.5. parameters voltage Commercial Industrial
Table Characteristics 70°C; VCC= VSS= -40°C 85°C; VCC=
Symbol
VIH2 VIH1 VOL1 VOH1 RRST
Parameter
Input Voltage Input High Voltage (Except XTAL RST) Input High Voltage Reset Input High Voltage XTAL1 Power Down Voltage Mode Output Voltage (Ports Output Voltage Port ALE, PSEN Output High Voltage Ports Output High Voltage (Port External Mode), ALE, PSEN Logical Input Current Ports Input Leakage Current Logical Transition Current (Ports Power Down Current Pulldown Resistor Capacitance Buffer
0.45 0.45
Unit
Test Conditions
IOL= mA(4) IOL= mA(4) IOH= IOH= Vin= 0.45 0.45 Vin= VCC= V(3)
MHz, 25_C
Notes: measured with output pins disconnected; XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C. Port VCC. would slighty higher crystal oscillator used. Idle measured with output pins disconnected XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C; Port VCC; RST= VSS. Power Down measured with output pins disconnected; PORT VCC; XTAL2 N.C. RST= VSS. Capacitance loading Ports cause spurious noise pulses superimposed VOLS Ports noise external capacitance discharging into Port Port pins when these pins make transitions during operations. worst cases (capacitive loading pF), noise pulse line exceed 0.45 exceed 0,45 with maxi peak Schmitt Trigger necessary.
Rev.
September 1998
80C32/80C52
Table Maximum (mA)
Operating(1)
FREQUENCY/VCC Freq (VCC=
IDLE(2)
(mA)= 1.25 Freq (MHz) Idle (mA)= 0.36 Freq (MHz)
Notes: measured with output pins disconnected; XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C. RST= Port VCC. would slighty higher crystal oscillator used. Idle measured with output pins disconnected XTAL1 driven with TCLCH, TCHCL= VIL= VIH= XTAL2 N.C; Port VCC; RST= VSS. Power Down measured with output pins disconnected; PORT VCC; XTAL2 N.C. RST= VSS. Capacitance loading Ports cause spurious noise pulses superimposed VOLS Ports noise external capacitance discharging into Port Port pins when these pins make transitions during operations. worst cases (capacitive loading pF), noise pulse line exceed 0.45 exceed 0,45 with maxi peak Schmitt Trigger necessary.
Figure Test Condition, Idle Mode. other pins disconnected
Figure Test Condition, Active Mode. other pins disconnected
Rev.
September 1998
80C32/80C52
Figure Test Condition, Power Down Mode. other pins disconnected
Note: TCLCH= TCHCL=
Figure Clock Signal Waveform Tests Active Idle Modes
8.6. Explanation Symbol
Each timing symbol characters. first character always (stands time). other characters, depending their positions, stand name signal logical status that signal. following list characters what they stand for. Example TAVLL= Time Address Valid low. TLLPL= Time PSEN low.
Address. Clock. Input data. Logic level HIGH Instruction (program memory contents). Logic level LOW, ALE. PSEN. Output data. READ signal. Time. Valid. WRITE signal. longer valid logic level. Float.
Rev.
September 1998
80C32/80C52
8.7. Parameters
70°C; VSS= VCC= +70°C; VSS= -40° 85°C; VSS= -55° 125°C; VSS= VCC=
(Load Capacitance PORT PSEN= Load Capacitance other outputs=
Table External Program Memory Characteristics (values
Symbol
TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TPXAV TAVIV TPLAZ
Parameter
Pulse Width Address valid Address Hold After valid instr PSEN PSEN pulse Width PSEN valid instr Input instr Hold After PSEN Input instr Float After PSEN PSEN Address Valid Address Valid instr PSEN Address Float
TCLCL
TLHLL TLLIV TLLPL TPLPH
PSEN
TLLAX TAVLL TPLIV TPLAZ TPXIX
TPXAV TPXIZ
PORT
INSTR
A0-A7
TAVIV
INSTR
A0-A7
INSTR
PORT
ADDRESS SFR-P2
ADDRESS A8-A15
ADDRESS A8-A15
Figure External Program Memory Read Cycle
Rev.
September 1998
80C32/80C52
Table External Data Memory Characteristics (values
Symbol
TRLRH TWLWH TLLAX TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH
Parameter
pulse Width pulse Width Address Hold After Valid Data Data hold after Data float after Valid Data Address Valid Data Address Data valid transition Data Setup transition Data Hold after Address Float high high
TWHLH
PSEN
TLLWL
TWLWH
TQVWX TLLAX TQVWH TWHQX
PORT
A0-A7
TAVWL
DATA
PORT
ADDRESS SFR-P2
ADDRESS A8-A15
Figure External Data Memory Write Cycle
Rev.
September 1998
80C32/80C52
TWHLH
TLLDV
PSEN
TLLWL
TRLRH
TAVDV TLLAX TRHDX
TRHDZ
PORT
A0-A7
TAVWL TRLAZ
DATA
PORT
ADDRESS SFR-P2
ADDRESS A8-A15
Figure External Data Memory Read Cycle
Table Serial Port Timing Shift Register Mode (values
Symbol
TXLXL TQVXH TXHQX TXHDX TXHDV
Parameter
Serial Port Clock Cycle Time Output Data Setup Clock Rising Edge Output Data Hold after Clock Rising Edge Input Data Hold after Clock Rising Edge Clock Rising Edge Input Data Valid
Figure Shift Register Timing Waveforms
Rev.
September 1998
80C32/80C52
Table External Clock Drive Characteristics (XTAL1)
Symbol
FCLCL TCLCL TCHCX TCLCX TCLCH TCHCL
Parameter
Oscillator Frequency Oscillator period High Time Time Rise Time Fall Time
Unit
22.7
Figure External Clock Drive Waveforms
Figure Testing Input/Output Waveforms inputs during testing driven logic 0.45 logic "0". Timing measurements made logic logic "0".
Figure Float Waveforms timing purposes port longer floating when change from load voltage occurs begins float when change from loaded VOH/VOL level occurs. Iol/IoH
Rev.
September 1998
80C32/80C52
Figure Clock Waveforms This diagram indicates when signals clocked internally. time takes signals propagate pins, however, ranges from This propagation delay dependent variables such temperature loading. Propagation also varies from output output component. Typically though 25°C fully loaded) propagation delays approximately other signals typically Propagation delays incorporated specifications.
Rev.
September 1998
80C32/80C52
Ordering Information
80C52C
Temperature Range blank Commercial Industrial Automotive Military
Part Number 80C52 80C32 External 80C52C Secret version 80C52T Secret version 80C32E Radiation Tolerant 80C52E Radiation Tolerant
-L16
Package Type PDIL PLCC PQFP (Foot print 13.9 PQFP (Foot print 12.3 VQFP (1.4 TQFP (1.0 CDIL Customer Code CQFP Side Brazed (.6) Leaded
version version version version version version version version version Power (VCC: 2.7-5.5 Freq: 0-16 MHz)
Only 80C32 Commercial range.
blank /883 SB/SC SHXXX FHXXX EHXXX MHXXX LHXXX
standards Class 9000 level Special customer request Flight models (space) Engineering models (space) Mechanical parts (space) Life test parts (space) Tape reel Tape reel pack pack
Rev.
September 1998
80C32/80C52
Temp. range Packages
L-16
Speed (MHz)
16,00 20,00 25,00 30,00 36,00
process 80C32/52
process 80C32E
flows
flows
Space flows
Rev.
September 1998

CMOS Single Chip 8-bit Microcontroller Description TEMIC's 8

Top Searches for this datasheet

Other recent searches