Cautions Keep safety first your circuit designs! Renesas Technolo
|
|
|
Top Searches for this datasheet
Cautions
Keep safety first your circuit designs! Renesas Technology Corporation puts maximum effort into making semiconductor products better more reliable, there always possibility that trouble occur with them. Trouble with semiconductors lead personal injury, fire property damage. Remember give consideration safety when making your circuit designs, with appropriate measures such placement substitutive, auxiliary circuits, (ii) nonflammable material (iii) prevention against malfunction mishap. Notes regarding these materials These materials intended reference assist customers selection Renesas Technology Corporation product best suited customer's application; they convey license under intellectual property rights, other rights, belonging Renesas Technology Corporation third party. Renesas Technology Corporation assumes responsibility damage, infringement third-party's rights, originating product data, diagrams, charts, programs, algorithms, circuit application examples contained these materials. information contained these materials, including product data, diagrams, charts, programs algorithms represents information products time publication these materials, subject change Renesas Technology Corporation without notice product improvements other reasons. therefore recommended that customers contact Renesas Technology Corporation authorized Renesas Technology Corporation product distributor latest product information before purchasing product listed herein. information described here contain technical inaccuracies typographical errors. Renesas Technology Corporation assumes responsibility damage, liability, other loss rising from these inaccuracies errors. Please also attention information published Renesas Technology Corporation various means, including Renesas Technology Corporation Semiconductor home page (http://www.renesas.com). When using information contained these materials, including product data, diagrams, charts, programs, algorithms, please sure evaluate information total system before making final decision applicability information products. Renesas Technology Corporation assumes responsibility damage, liability other loss resulting from information contained herein. Renesas Technology Corporation semiconductors designed manufactured device system that used under circumstances which human life potentially stake. Please contact Renesas Technology Corporation authorized Renesas Technology Corporation product distributor when considering product contained herein specific purposes, such apparatus systems transportation, vehicular, medical, aerospace, nuclear, undersea repeater use. prior written approval Renesas Technology Corporation necessary reprint reproduce whole part these materials. these products technologies subject Japanese export control restrictions, they must exported under license from Japanese government cannot imported into country other than approved destination. diversion reexport contrary export control laws regulations Japan and/or country destination prohibited. Please contact Renesas Technology Corporation further details these materials products contained therein.
Hitachi Single-Chip Microcomputer
H8/3834U Series
HD6433833U HD6473834U, HD6433834U HD6433835U HD6433836U HD6473837U, HD6433837U
Hardware Manual
ADE-602-089
Preface
H8/300L Series single-chip microcomputers high-speed H8/300L core, with many necessary peripheral functions on-chip. H8/300L instruction compatible with H8/300 CPU. H8/3834U Series system-on-a-chip architecture that includes such peripheral functions controller/driver, five types timers, 14-bit PWM, three-channel serial communication interface, converter. This makes ideal systems requiring display. This manual describes hardware H8/3834U Series. details H8/3834U Series instruction set, refer H8/300L Series Programming Manual.
Contents
Section
Overview. Overview. Internal Block Diagram Arrangement Functions 1.3.1 Arrangement. 1.3.2 Functions
Section
Overview. 2.1.1 Features. 2.1.2 Address Space. 2.1.3 Register Configuration. Register Descriptions. 2.2.1 General Registers. 2.2.2 Control Registers 2.2.3 Initial Register Values. Data Formats. 2.3.1 Data Formats General Registers 2.3.2 Memory Data Formats Addressing Modes 2.4.1 Addressing Modes 2.4.2 Effective Address Calculation Instruction Set. 2.5.1 Data Transfer Instructions 2.5.2 Arithmetic Operations 2.5.3 Logic Operations 2.5.4 Shift Operations 2.5.5 Manipulations 2.5.6 Branching Instructions. 2.5.7 System Control Instructions 2.5.8 Block Data Transfer Instruction Basic Operational Timing. 2.6.1 Access On-Chip Memory (RAM, ROM) 2.6.2 Access On-Chip Peripheral Modules States 2.7.1 Overview. 2.7.2 Program Execution State 2.7.3 Program Halt State. 2.7.4 Exception-Handling State.
Memory 2.8.1 Memory 2.8.2 Address Relocation. Application Notes 2.9.1 Notes Data Access 2.9.2 Notes Manipulation. 2.9.3 Notes EEPMOV Instruction
Section
Exception Handling Overview. Reset 3.2.1 Overview. 3.2.2 Reset Sequence 3.2.3 Interrupt Immediately after Reset. Interrupts. 3.3.1 Overview. 3.3.2 Interrupt Control Registers 3.3.3 External Interrupts 3.3.4 Internal Interrupts 3.3.5 Interrupt Operations. 3.3.6 Interrupt Response Time. Application Notes 3.4.1 Notes Stack Area 3.4.2 Notes Rewriting Port Mode Registers
Section
Clock Pulse Generators Overview. 4.1.1 Block Diagram. 4.1.2 System Clock Subclock System Clock Generator Subclock Generator Prescalers Note Oscillators
Section
Power-Down Modes Overview. 5.1.1 System Control Registers Sleep Mode 5.2.1 Transition Sleep Mode. 5.2.2 Clearing Sleep Mode Standby Mode.
5.3.1 Transition Standby Mode 5.3.2 Clearing Standby Mode 5.3.3 Oscillator Settling Time after Standby Mode Cleared 5.3.4 Transition Standby Mode Port States Watch Mode. 5.4.1 Transition Watch Mode 5.4.2 Clearing Watch Mode 5.4.3 Oscillator Settling Time after Watch Mode Cleared Subsleep Mode. 5.5.1 Transition Subsleep Mode 5.5.2 Clearing Subsleep Mode. Subactive Mode 5.6.1 Transition Subactive Mode 5.6.2 Clearing Subactive Mode. 5.6.3 Operating Frequency Subactive Mode Active (medium-speed) Mode 5.7.1 Transition Active (medium-speed) Mode. 5.7.2 Clearing Active (medium-speed) Mode 5.7.3 Operating Frequency Active (medium-speed) Mode Direct Transfer. 5.8.1 Direct Transfer Overview 5.8.2 Calculation Direct Transfer Time before Transition
Section
ROM.
Overview. 6.1.1 Block Diagram. H8/3834U PROM Mode 6.2.1 Setting PROM Mode 6.2.2 Socket Adapter Arrangement Memory H8/3834U Programming 6.3.1 Writing Verifying 6.3.2 Programming Precautions. H8/3837U PROM Mode 6.4.1 Setting PROM Mode 6.4.2 Socket Adapter Arrangement Memory H8/3837U Programming 6.5.1 Writing Verifying 6.5.2 Programming Precautions. Reliability Programmed Data.
Section
Overview. 7.1.1 Block Diagram.
Ports Overview Port 8.2.1 Overview. 8.2.2 Register Configuration Description 8.2.3 Functions 8.2.4 States 8.2.5 Input Pull-Up. Port 8.3.1 Overview. 8.3.2 Register Configuration Description 8.3.3 Functions 8.3.4 States Port 8.4.1 Overview. 8.4.2 Register Configuration Description 8.4.3 Functions 8.4.4 States 8.4.5 Input Pull-Up. Port 8.5.1 Overview. 8.5.2 Register Configuration Description 8.5.3 Functions 8.5.4 States Port 8.6.1 Overview. 8.6.2 Register Configuration Description 8.6.3 Functions 8.6.4 States 8.6.5 Input Pull-Up. Port 8.7.1 Overview. 8.7.2 Register Configuration Description 8.7.3 Functions 8.7.4 States 8.7.5 Input Pull-Up. Port
Section
8.10
8.11
8.12
8.13
8.8.1 8.8.2 8.8.3 8.8.4 Port 8.9.1 8.9.2 8.9.3 8.9.4 Port 8.10.1 8.10.2 8.10.3 8.10.4 Port 8.11.1 8.11.2 8.11.3 8.11.4 Port 8.12.1 8.12.2 Port 8.13.1 8.13.2
Overview. Register Configuration Description Functions States Overview. Register Configuration Description Functions States Overview. Register Configuration Description Functions States Overview. Register Configuration Description Functions States Overview. Register Configuration Description Overview. Register Configuration Description
Section
Timers Overview. Timer 9.2.1 Overview. 9.2.2 Register Descriptions. 9.2.3 Timer Operation. 9.2.4 Timer Operation States Timer 9.3.1 Overview. 9.3.2 Register Descriptions. 9.3.3 Timer Operation. 9.3.4 Timer Operation States Timer 9.4.1 Overview. 9.4.2 Register Descriptions.
9.4.3 Timer Operation. 9.4.4 Timer Operation States Timer 9.5.1 Overview. 9.5.2 Register Descriptions. 9.5.3 Interface with 9.5.4 Timer Operation. 9.5.5 Application Notes Timer 9.6.1 Overview. 9.6.2 Register Descriptions. 9.6.3 Noise Canceller Circuit. 9.6.4 Timer Operation. 9.6.5 Application Notes 9.6.6 Sample Timer Application.
Section
10.1 10.2
10.3
10.4
Serial Communication Interface Overview. SCI1 10.2.1 Overview. 10.2.2 Register Descriptions. 10.2.3 Operation 10.2.4 Interrupts. 10.2.5 Application Notes SCI2 10.3.1 Overview. 10.3.2 Register Descriptions. 10.3.3 Operation 10.3.4 Interrupts. 10.3.5 Application Notes SCI3 10.4.1 Overview. 10.4.2 Register Descriptions. 10.4.3 Operation 10.4.4 Operation Asynchronous Mode. 10.4.5 Operation Synchronous Mode 10.4.6 Multiprocessor Communication Function 10.4.7 Interrupts. 10.4.8 Application Notes 14-Bit
Section
11.1
11.2
11.3
Overview. 11.1.1 Features. 11.1.2 Block Diagram. 11.1.3 Configuration. 11.1.4 Register Configuration. Register Descriptions. 11.2.1 Control Register (PWCR) 11.2.2 Data Registers (PWDRU, PWDRL) Operation
Section
12.1
12.2
12.3
12.4 12.5 12.6
Converter Overview. 12.1.1 Features. 12.1.2 Block Diagram. 12.1.3 Configuration. 12.1.4 Register Configuration. Register Descriptions. 12.2.1 Result Register (ADRR) 12.2.2 Mode Register (AMR) 12.2.3 Start Register (ADSR) Operation 12.3.1 Conversion Operation 12.3.2 Start Conversion External Trigger Input Interrupts. Typical Application Notes Controller/Driver
Overview. 13.1.1 Features. 13.1.2 Block Diagram. 13.1.3 Configuration. 13.1.4 Register Configuration. Register Descriptions. 13.2.1 Port Control Register (LPCR) 13.2.2 Control Register (LCR) Operation 13.3.1 Settings Prior Display. 13.3.2 Relation Display. 13.3.3 Connection HD66100 13.3.4 Operation Power-Down Modes
Section
13.1
13.2
13.3
13.3.5
Boosting Driver Power Supply
Section
14.1 14.2
14.3
14.4 14.5
Electrical Characteristics H8/3834U Series Absolute Maximum Ratings H8/3833U H8/3834U Electrical Characteristics. 14.2.1 Power Supply Voltage Operating Range. 14.2.2 Characteristics 14.2.3 Characteristics 14.2.4 Converter Characteristics. 14.2.5 Characteristics. H8/3835U, H8/3836U, H8/3837U Electrical Characteristics. 14.3.1 Power Supply Voltage Operating Range. 14.3.2 Characteristics 14.3.3 Characteristics 14.3.4 Converter Characteristics. 14.3.5 Characteristics. Operation Timing. Output Load Circuit.
Instructions Operation Code Map. Number Execution States
Appendix Instruction Set.
Appendix On-Chip Registers.
Registers Registers
Appendix Port Block Diagrams
Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port
C.10 C.11 C.12
Schematic Diagram Port Schematic Diagram Port Schematic Diagram Port
Appendix Port States Different Processing States Appendix Appendix Product Code Lineup Package Dimensions
Section Overview
Overview
H8/300L Series series single-chip microcomputers (MCU: microcomputer unit), built around high-speed H8/300L equipped with peripheral system functions on-chip. Within H8/300L Series, H8/3834U Series features on-chip liquid crystal display (LCD) controller/driver. Other on-chip peripheral functions include five timers, 14-bit pulse width modulator (PWM), three serial communication interface channels, analog-to-digital (A/D) converter. Together these functions make H8/3834U Series ideally suited embedded control systems requiring display. H8/3834U Series, particular, features low-voltage converter operation (VCC AVCC enabling these devices used low-voltage, single power supply systems. On-chip memory kbytes kbyte H8/3833U, kbytes kbyte H8/3834U, kbytes kbytes H8/3835U, kbytes kbytes H8/3836U, kbytes kbytes H8/3837U. H8/3834U H8/3837U both include ZTATversion*, featuring user-programmable on-chip PROM. Table summarizes features H8/3834U Series. Note: ZTAT trademark Hitachi, Ltd. Table Features
Item Description High-speed H8/300L General-register architecture General registers: Sixteen 8-bit registers (can used eight 16-bit registers) Operating speed Max. operating speed: Add/subtract: (operating MHz) Multiply/divide: (operating MHz) 32.768 subclock Instruction compatible with H8/300 Instruction length bytes bytes Basic arithmetic operations between registers instruction data transfer between memory registers
Table Features (cont)
Item Description Typical instructions Multiply bits bits) Divide bits bits) accumulator Register-indirect designation position Interrupts external interrupt pins: IRQ4 IRQ0, WKP7 WKP0 internal interrupt sources Clock pulse generators on-chip clock pulse generators System clock pulse generator: Subclock pulse generator: 32.768 Power-down modes power-down modes Sleep mode Standby mode Watch mode Subsleep mode Subactive mode Active (medium-speed) mode Memory Large on-chip memory H8/3833U: 24-kbyte ROM, 1-kbyte H8/3834U: 32-kbyte ROM, 1-kbyte H8/3835U: 40-kbyte ROM, 2-kbyte H8/3836U: 48-kbyte ROM, 2-kbyte H8/3837U: 60-kbyte ROM, 2-kbyte ports pins: Input pins: Timers Five on-chip timers Timer 8-bit timer Count-up timer with selection eight internal clock signals divided from system clock four clock signals divided from watch clock
Table Features (cont)
Item Timers Description Timer 8-bit timer Count-up timer with selection seven internal clock signals event input from external Auto-reloading Timer 8-bit timer Count-up/count-down timer with selection seven internal clock signals event input from external Auto-reloading Timer 16-bit timer used independent 8-bit timers. Count-up timer with selection four internal clock signals event input from external Compare-match function with toggle output Timer 8-bit timer Count-up timer with selection four internal clock signals Input capture function with built-in noise canceller circuit Note: defined section Clock Pulse Generators. Serial communication interface Three channels chip SCI1: synchronous serial interface Choice 8-bit 16-bit data transfer SCI2: 8-bit synchronous serial interface Automatic transfer 32-byte data segments SCI3: 8-bit synchronous asynchronous serial interface Built-in function multiprocessor communication 14-bit Pulse-division output reduced ripple used 14-bit converter connecting external low-pass filter. converter Successive approximations using resistance ladder Resolution: bits 12-channel analog input port Conversion time: channel
Table Features (cont)
Item controller/driver Specification segment pins common pins Choice four duty cycles (static, 1/2, 1/3, 1/4) Segments expanded externally Segment pins switched general-purpose ports groups four Product lineup Product Code Mask Version ZTATVersion Package 100-pin (FP-100B) 100-pin (FP-100A) 100-pin TQFP (TFP-100B) ROM: kbytes RAM: kbyte ROM/RAM Size ROM: kbytes RAM: kbyte
HD6433833UH HD6433833UF HD6433833UX
HD6433834UH HD6473834UH 100-pin (FP-100B) HD6433834UF HD6473834UF 100-pin (FP-100A) HD6433834UX HD6473834UX 100-pin TQFP (TFP-100B) HD6433835UH HD6433835UF HD6433835UX HD6433836UH HD6433836UF HD6433836UX 100-pin (FP-100B) 100-pin (FP-100A) 100-pin TQFP (TFP-100B) 100-pin (FP-100B) 100-pin (FP-100A) 100-pin TQFP (TFP-100B)
ROM: kbytes RAM: kbytes
ROM: kbytes RAM: kbytes
HD6433837UH HD6473837UH 100-pin (FP-100B) HD6433837UF HD6473837UF 100-pin (FP-100A) HD6433837UX HD6473837UX 100-pin TQFP (TFP-100B)
ROM: kbytes RAM: kbytes
Internal Block Diagram
Figure shows block diagram H8/3834U Series.
OSC1 OSC2 System clock pulse generator TEST
P10/TMOW P11/TMOFL P12/TMOFH P13/TMIG P14/PWM P15/IRQ1/TMIB P16/IRQ2/TMIC 7/IRQ3/TMIF Port
Subclock pulse generator
H8/300L
driver power supply
PA3/COM4
Data (lower) Data (upper) Port
Address
PA2/COM3 PA1/COM2 PA0/COM1 P97/SEG40/CL1 P96/SEG39/CL2
P20/IRQ4/ADTRG P21/UD Port
Port
P95/SEG38/DO P94/SEG37/M P93/SEG36 P92/SEG35 P91/SEG34 P90/SEG33
Timer
controller
Timer P30/SCK1 P31/SI1 P32/SO1 P33/SCK2 P34/SI2 P35/SO2 P36/STRB P37/CS P40/SCK3 P41/RXD P42/TXD P43/IRQ0 Port Port Timer
SCI1 P87/SEG32 P86/SEG31 P85/SEG30 Port P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25
Timer
SCI2
SCI3
Timer 14-bit
P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17
converter P50/WKP0 /SEG1 P51/WKP1 /SEG2 P52/WKP2 /SEG3 P53/WKP3 /SEG4 P54/WKP4 /SEG5 P55/WKP5 /SEG6 P56/WKP6 /SEG7 P57/WKP7 /SEG8 Port Port Port
Port
P67/SEG16 P66/SEG15 P65/SEG14 Port P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 P60/SEG9
AVCC
AVSS
Figure Block Diagram
PC0/AN8 PC1/AN9 PC2/AN10 PC3/AN11
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7
Arrangement Functions
1.3.1 Arrangement H8/3834U Series arrangement shown figures 1-3.
P16/IRQ2/TMIC
P17/IRQ3/TMIF
P15/IRQ1/TMIB
P12/TMOFH
P11/TMOFL
PC2/AN10
P43/IRQ0
P42/TXD
PC1/AN9
PC0/AN8
PB7/AN7
PB6/AN6
PB5/AN5
PB4/AN4
PB3/AN3
PB2/AN2
PB1/AN1
PB0/AN0
AVCC
P14/PWM
P10/TMOW
P13/TMIG
P40/SCK3
P41/RXD
PC3/AN11 AVSS TEST OSC1 OSC2 P20/IRQ4/ADTRG P21/UD P30/SCK1 P31/SI1 P32/SO1 P33/SCK2 P34/SI2 P35/SO2 P36/STRB
P97/SEG40/CL1 P96/SEG39/CL2 P95/SEG38/D0 P94/SEG37/M P93/SEG36 P92/SEG35 P91/SEG34 P90/SEG33 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 P67/SEG16
P64/SEG13
P65/SEG14
P37/CS
P61/SEG10
P62/SEG11
P63/SEG12
P50/WKP0 /SEG1
P51/WKP1 /SEG2
P52/WKP2 /SEG3
P53/WKP3 /SEG4
P54/WKP4 /SEG5
P55/WKP5 /SEG6
P56/WKP6 /SEG7
P57/WKP7 /SEG8
Figure Arrangement (FP-100B, TFP-100B: View)
P66/SEG15
PA3/COM4
PA2/COM3
PA1/COM2
PA0/COM1
P60/SEG9
/IRQ2 /TMIC
/IRQ1 /TMIB
/IRQ3 /TMIF
/TMOFH
/AN10 /AN11 AVSS TEST /IRQ4 /ADTRG /SCK /SCK /STRB
/TMOFL
/SCK
/TMIG
/PWM
/IRQ0
/RXD
/TXD
/AN7
/AN6
/AN5
/AN4
/AN3
/AN2
/AN1
/AN0
AVCC
/TMOW /SEG40 /SEG39 /SEG38 /SEG37 /SEG36 /SEG35 /SEG34 /SEG33 /SEG32 /SEG31 /SEG30 /SEG29 /SEG28 /SEG27 /SEG26 /SEG25 /SEG24 /SEG23 /SEG22 /SEG21 /SEG20 /SEG19 /SEG18 /SEG17 /SEG16 /SEG15 /SEG14 /SEG13
/COM
/COM
/COM
/COM
/WKP0 /SEG
/WKP1 /SEG
/WKP2 /SEG
/WKP3 /SEG
/WKP4 /SEG
/WKP5 /SEG
/WKP6 /SEG
/WKP7 /SEG
/SEG
/SEG10
/SEG11
Figure Arrangement (FP-100A: View)
/SEG12
1.3.2 Functions Table outlines functions H8/3834U Series. Table Functions
Type Symbol FP-100B FP-100A Input Name Functions Power supply: pins should connected system power supply Ground: pins should connected system power supply Analog power supply: This power supply converter. When converter used, connect this system power supply Analog ground: This converter ground pin. should connected system power supply power supply: These power supply pins controller/ driver. built-in resistor divider provided power supply, these pins normally left open. Power supply conditions VSS. System clock: This connects crystal ceramic oscillator, used input external clock. section Clock Pulse Generators, typical connection diagram. Subclock: This connects 32.768-kHz crystal oscillator. section Clock Pulse Generators, typical connection diagram.
Power source pins
Input
AVCC
Input
AVSS
Input
Input
Clock pins
OSC1 OSC2
Input Output
Input Output
Table Functions (cont)
Type System control Symbol TEST FP-100B FP-100A Input Input Input Name Functions Reset: When this driven low, chip reset Mode: This controls system clock oscillation reset state Test: This test pin, application systems. should connected VSS. External interrupt request These input pins external interrupts which there choice between rising falling edge sensing Wakeup interrupt request These input pins external interrupts that detected falling edge Clock output: This output waveforms generated timer output circuit Timer event counter input: This event input input timer counter Timer event counter input: This event input input timer counter Timer up/down select: This selects whether timer counter used down-counting. high level selects up-counting, level down-counting. Timer event counter input: This event input input timer counter
Interrupt pins
IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP7 WKP0
Input
Input
Timer pins
TMOW
Output
TMIB
Input
TMIC
Input
Input
TMIF
Input
Table Functions (cont)
Type Timer pins Symbol TMOFL FP-100B FP-100A Output Name Functions Timer output: This output waveforms generated timer output compare function Timer output: This output waveforms generated timer output compare function Timer capture input: This input timer input capture function 14-bit output: This output waveforms generated 14-bit Port This 8-bit input port Port This 4-bit input port Port (bit This 1-bit input port Port (bits This 3-bit port. Input output designated each means port control register (PCR4). Port This 4-bit port. Input output designated each means port control register (PCRA). Port This 8-bit port. Input output designated each means port control register (PCR1). Port This 8-bit port. Input output designated each means port control register (PCR2). Port This 8-bit port. Input output designated each means port control register (PCR3).
TMOFH
Output
TMIG
Input
14-bit ports
Output
Input Input Input
Table Functions (cont)
Type ports Symbol FP-100B FP-100A Name Functions Port This 8-bit port. Input output designated each means port control register (PCR5). Port This 8-bit port. Input output designated each means port control register (PCR6). Port This 8-bit port. Input output designated each means port control register (PCR7). Port This 8-bit port. Input output designated each means port control register (PCR8). Port This 8-bit port. Input output designated each means port control register (PCR9). SCI1 receive data input: This SCI1 data input SCI1 send data output: This SCI1 data output SCI1 clock This SCI1 clock SCI2 receive data input: This SCI2 data input SCI2 send data output: This SCI2 data output SCI2 clock This SCI2 clock SCI2 chip select input: This controls start SCI2 transfers SCI2 strobe output: This outputs strobe pulse each time byte data transferred
Serial communication interface (SCI)
SCK1 SCK2
Input Output Input Output Input
STRB
Output
Table Functions (cont)
Type Serial communication interface (SCI) Symbol SCK3 converter AN11 ADTRG FP-100B FP-100A Input Output Input Name Functions SCI3 receive data input: This SCI3 data input SCI3 send data output: This SCI3 data output SCI3 clock This SCI3 clock Analog input channels These analog data input channels converter converter trigger input: This external trigger input converter common output: These common output pins segment output: These segment output pins latch clock: This display data latch clock output external segment expansion shift clock: This display data shift clock output external segment expansion serial data output: This serial display data output external segment expansion alternating signal output: This alternating signal output external segment expansion
Input
controller/ driver
COM4 COM1 SEG40 SEG1
Output Output Output
Output
Output
Output
Section
Overview
H8/300L sixteen 8-bit general registers, which also paired eight 16-bit registers. concise, optimized instruction designed high-speed operation. 2.1.1 Features Features H8/300L listed below. General-register architecture Sixteen 8-bit general registers, also usable eight 16-bit general registers Instruction with basic instructions, including: Multiply divide instructions Powerful bit-manipulation instructions Eight addressing modes Register direct Register indirect Register indirect with displacement Register indirect with post-increment pre-decrement Absolute address Immediate Program-counter relative Memory indirect 64-kbyte address space High-speed operation frequently used instructions executed four states High-speed arithmetic logic operations 16-bit register-register subtract: 8-bit multiply: 8-bit divide: Low-power operation modes SLEEP instruction transfer low-power operation
Note: These values MHz.
2.1.2 Address Space H8/300L supports address space kbytes storing program code data. 2.8, Memory Map, details memory map. 2.1.3 Register Configuration Figure shows register structure H8/300L CPU. There groups registers: general registers control registers.
General registers (Rn) (SP) Stack Pointer
Control registers (CR) Program Counter CCR: Condition Code Register Carry flag Overflow flag Zero flag Negative flag Half-carry flag Interrupt mask User User
Figure Registers
Register Descriptions
2.2.1 General Registers general registers used both data registers address registers. When used data registers, they accessed 16-bit registers R7), high bytes (R0H R7H) bytes (R0L R7L) accessed separately 8-bit registers. When used address registers, general registers accessed 16-bit registers R7). also functions stack pointer (SP), used implicitly hardware exception processing subroutine calls. When functions stack pointer, indicated figure 2-2, (R7) points stack.
Lower address side [H'0000]
Unused area (R7) Stack area
Upper address side [H'FFFF]
Figure Stack Pointer 2.2.2 Control Registers control registers include 16-bit program counter (PC) 8-bit condition code register (CCR). Program Counter (PC): This 16-bit register indicates address next instruction will execute. instructions fetched bits word) time, least significant ignored (always regarded
Condition Code Register (CCR): This 8-bit register contains internal status information, including interrupt mask half-carry (H), negative (N), zero (Z), overflow (V), carry flags. These bits read written software (using LDC, STC, ANDC, ORC, XORC instructions). flags used branching conditions conditional branching (Bcc) instructions. 7-Interrupt Mask (I): When this interrupts masked. This automatically start exception handling. interrupt mask read written software. further details, section 3.3, Interrupts. 6-User (U): used freely user. 5-Half-Carry Flag (H): When ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, NEG.B instruction executed, this flag there carry borrow cleared otherwise. flag used implicitly instructions. When ADD.W, SUB.W, CMP.W instruction executed, flag there carry borrow cleared otherwise. 4-User (U): used freely user. 3-Negative Flag (N): Indicates most significant (sign bit) result instruction. 2-Zero Flag (Z): indicate zero result, cleared indicate non-zero result. 1-Overflow Flag (V): when arithmetic overflow occurs, cleared other times. 0-Carry Flag (C): when carry occurs, cleared otherwise. Used instructions, indicate carry Subtract instructions, indicate borrow Shift rotate instructions, store value shifted
carry flag also used accumulator manipulation instructions. Some instructions leave some flag bits unchanged. Refer H8/300L Series Programming Manual action each instruction flag bits.
2.2.3 Initial Register Values When reset, program counter (PC) initialized value stored address H'0000 vector table, other bits general registers initialized. particular, stack pointer (R7) initialized. prevent program crashes stack pointer should initialized software, first instruction executed after reset.
Data Formats
H8/300L process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, 16-bit (word) data. manipulation instructions operate 1-bit data specified byte operand arithmetic logic instructions except ADDS SUBS operate byte data. MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU bits bits), DIVXU bits bits) instructions operate word data. instructions perform decimal arithmetic adjustments byte data packed form. Each nibble byte treated decimal digit.
2.3.1 Data Formats General Registers Data sizes above stored general registers shown figure 2-3.
Data Type
Register
Data Format
1-bit data
don't care
1-bit data
don't care
Byte data
don't care
Byte data
don't care
Word data
Upper digit
Lower digit
4-bit data
don't care
Upper digit
Lower digit
4-bit data
don't care
Notation: RnH: Upper byte general register RnL: Lower byte general register MSB: Most significant LSB: Least significant
Figure Register Data Formats
2.3.2 Memory Data Formats Figure indicates data formats memory. access H8/300L CPU, word data stored memory must always begin even address. word access least significant address regarded address specified, access performed preceding even address. This rule affects MOV.W instruction, also applies instruction fetching.
Data Type
Address
Data Format
1-bit data Byte data
Address Address Even address address Even address address Even address address
Word data
Upper bits Lower bits
Byte data (CCR) stack
CCR*
Word data stack
CCR: Condition code register Note: Ignored return
Figure Memory Data Formats When stack accessed using address register, word access should always performed. When pushed stack, identical copies pushed make complete word. When they restored, lower byte ignored.
Addressing Modes
2.4.1 Addressing Modes H8/300L supports eight addressing modes listed table 2-1. Each instruction uses subset these addressing modes. Table Addressing Modes
Address Modes Register direct Register indirect Register indirect with displacement Register indirect with post-increment Register indirect with pre-decrement Absolute address Immediate Program-counter relative Memory indirect Symbol @(d:16, @Rn+ @-Rn @aa:8 @aa:16 #xx:8 #xx:16 @(d:8, @@aa:8
Register Direct-Rn: register field instruction specifies 16-bit general register containing operand. Only MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU bits bits), DIVXU bits bits) instructions have 16-bit operands.
Register Indirect-@Rn: register field instruction specifies 16-bit general register containing address operand memory. Register Indirect with Displacement-@(d:16, Rn): instruction second word (bytes containing displacement which added contents specified general register obtain operand address memory. This mode used only instructions. MOV.W instruction, resulting address must even.
Register Indirect with Post-Increment Pre-Decrement-@Rn+ @-Rn: Register indirect with post-increment-@Rn+ @Rn+ mode used with instructions that load registers from memory. register field instruction specifies 16-bit general register containing address operand. After operand accessed, register incremented MOV.B MOV.W. MOV.W, original contents 16-bit general register must even. Register indirect with pre-decrement-@-Rn @-Rn mode used with instructions that store register contents memory. register field instruction specifies 16-bit general register which decremented obtain address operand memory. register retains decremented value. size decrement MOV.B MOV.W. MOV.W, original contents register must even.
Absolute Address-@aa:8 @aa:16: instruction specifies absolute address operand memory. absolute address bits long (@aa:8) bits long (@aa:16). MOV.B manipulation instructions 8-bit absolute addresses. MOV.B, MOV.W, JMP, instructions 16-bit absolute addresses. 8-bit absolute address, upper bits assumed (H'FF). address range H'FF00 H'FFFF (65280 65535).
Immediate-#xx:8 #xx:16: instruction contains 8-bit operand (#xx:8) second byte, 16-bit operand (#xx:16) third fourth bytes. Only MOV.W instructions contain 16-bit immediate values. ADDS SUBS instructions implicitly contain value immediate data. Some manipulation instructions contain 3-bit immediate data second fourth byte instruction, specifying number.
Program-Counter Relative-@(d:8, PC): This mode used instructions. 8-bit displacement byte instruction code sign-extended bits added program counter contents generate branch destination address. possible branching range -126 +128 bytes (-63 words) from current address. displacement should even number.
Memory Indirect-@@aa:8: This mode used instructions. second byte instruction code specifies 8-bit absolute address. word located this address contains branch destination address. upper bits absolute address assumed (H'00), address range from H'0000 H'00FF 255). Note that with H8/300L Series, lower address area also used vector area. 3.3, Interrupts, details vector area. address specified branch destination operand address MOV.W instruction, least significant regarded causing word access performed address preceding specified address. 2.3.2, Memory Data Formats, further information.
2.4.2 Effective Address Calculation Table shows effective addresses calculated each addressing modes. Arithmetic logic instructions register direct addressing (1). ADD.B, ADDX, SUBX, CMP.B, AND, instructions also immediate addressing (6). Data transfer instructions addressing modes except program-counter relative memory indirect (8). manipulation instructions register direct (1), register indirect (2), absolute addressing specify byte operand, 3-bit immediate addressing specify position that byte. BSET, BCLR, BNOT, BTST instructions also register direct addressing specify position.
Table Effective Address Calculation
Effective Address Calculation Method
Addressing Mode Instruction Format Effective Address (EA)
Register direct,
Contents bits) register indicated
Operand contents registers indicated rm/rn
Register indirect,
Contents bits) register indicated
Register indirect with displacement, @(d:16, disp
disp
Register indirect with post-increment, @Rn+
Contents bits) register indicated
Register indirect with pre-decrement, @-Rn
Contents bits) register indicated
Incremented decremented operand byte size, word size
Table Effective Address Calculation (cont)
Effective Address Calculation Method
H'FF
Addressing Mode Instruction Format Effective Address (EA)
Absolute address @aa:8
@aa:16
Immediate #xx:8 Operand 2-byte immediate data
#xx:16
Program-counter relative @(d:8,
contents
Sign extension
disp
disp
Table Effective Address Calculation (cont)
Effective Address Calculation Method Effective Address (EA)
Addressing Mode Instruction Format
Memory indirect, @@aa:8
H'00
Memory contents bits)
Notation: Register field Operation field disp: Displacement IMM: Immediate data abs: Absolute address
Instruction
H8/300L Series total instructions, which grouped function table 2-3. Table Instruction
Function Data transfer Arithmetic operations Logic operations Shift manipulation Branch System control Block data transfer Instructions MOV, PUSH*1, POP*1 Number Total: Notes: PUSH equivalent MOV.W @-SP. equivalent MOV.W @SP+, conditional branch instruction which represents condition code.
ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, AND, XOR, SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST Bcc*2, JMP, BSR, JSR, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, EEPMOV
following sections give concise summary instructions each category, indicate patterns their object code. notation used defined next.
Notation
(EAd), <EAd> (EAs), <EAs> #IMM disp General register (destination) General register (source) General register Destination operand Source operand Condition code register (negative) flag (zero) flag (overflow) flag (carry) flag Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division logical logical Exclusive logical Move Logical negation (logical complement) 3-bit length 8-bit length 16-bit length Contents operand indicated effective address
2.5.1 Data Transfer Instructions Table describes data transfer instructions. Figure shows their object code formats. Table Data Transfer Instructions
Instruction Size* Function (EAs) (EAd) Moves data between general registers between general register memory, moves immediate data general register. @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, @Rn+ addressing modes available byte word data. @aa:8 addressing mode available byte data only. @-R7 @R7+ modes require word operands. specify byte size these modes. @SP+ Pops 16-bit general register from stack. Equivalent MOV.W @SP+, PUSH @-SP Pushes 16-bit general register onto stack. Equivalent MOV.W @-SP. Notes: Size: Operand size Byte Word
Certain precautions required data access. 2.9.1, Notes Data Access, details.
RmRn
@RmRn
disp
@(d:16, Rm)Rn
@Rm+Rn, @-Rm
@aa:8Rn
@aa:16Rn
#xx:8Rn
#xx:16Rn
Notation: Operation field Register field disp: Displacement abs: Absolute address IMM: Immediate data
PUSH, @SP+ @-SP
Figure Data Transfer Instruction Codes
2.5.2 Arithmetic Operations Table describes arithmetic instructions. Table Arithmetic Instructions
Instruction Size* Function #IMM Performs addition subtraction data general registers, addition immediate data data general register. Immediate data cannot subtracted from data general register. Word data added subtracted only when both words general registers. #IMM Performs addition subtraction with carry borrow byte data general registers, addition subtraction immediate data data general register. Increments decrements general register Adds subtracts immediate data from data general register. immediate data must decimal adjust Decimal-adjusts (adjusts packed BCD) addition subtraction result general register referring Performs 8-bit 8-bit unsigned multiplication data general registers, providing 16-bit result Performs 16-bit 8-bit unsigned division data general registers, providing 8-bit quotient 8-bit remainder #IMM Compares data general register with data another general register with immediate data, result stored CCR. Word data compared only between general registers. Obtains two's complement (arithmetic complement) data general register
ADDX SUBX
ADDS SUBS MULXU
DIVXU
Notes: Size: Operand size Byte Word
2.5.3 Logic Operations Table describes four instructions that perform logic operations. Table Logic Operation Instructions
Instruction Size* Function #IMM Performs logical operation general register another general register immediate data #IMM Performs logical operation general register another general register immediate data #IMM Performs logical exclusive operation general register another general register immediate data Obtains one's complement (logical complement) general register contents Notes: Size: Operand size Byte
2.5.4 Shift Operations Table describes eight shift instructions. Table Shift Instructions
Instruction SHAL SHAR SHLL SHLR ROTL ROTR ROTXL ROTXR Size* Function shift Performs arithmetic shift operation general register contents shift Performs logical shift operation general register contents rotate Rotates general register contents rotate through carry Rotates general register contents through (carry)
Notes: Size: Operand size Byte
Figure shows instruction code format arithmetic, logic, shift instructions.
ADD, SUB, CMP, ADDX, SUBX (Rm) ADDS, SUBS, INC, DEC, DAA, DAS, NEG,
MULXU, DIVXU
ADD, ADDX, SUBX, (#XX:8)
AND, (Rm)
AND, (#xx:8)
Notation: Operation field Register field IMM: Immediate data
SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR
Figure Arithmetic, Logic, Shift Instruction Codes
2.5.5 Manipulations Table describes bit-manipulation instructions. Figure shows their object code formats. Table Bit-Manipulation Instructions
Instruction BSET Size* Function (<bit-No.> <EAd>) Sets specified general register memory number specified 3-bit immediate data lower three bits general register. BCLR (<bit-No.> <EAd>) Clears specified general register memory number specified 3-bit immediate data lower three bits general register. BNOT (<bit-No.> <EAd>) (<bit-No.> <EAd>) Inverts specified general register memory. number specified 3-bit immediate data lower three bits general register. BTST (<bit-No.> <EAd>) Tests specified general register memory sets clears flag accordingly. number specified 3-bit immediate data lower three bits general register. BAND (<bit-No.> <EAd>) ANDs flag with specified general register memory, stores result flag. BIAND (<bit-No.> <EAd>)] ANDs flag with inverse specified general register memory, stores result flag. number specified 3-bit immediate data. (<bit-No.> <EAd>) flag with specified general register memory, stores result flag. BIOR (<bit-No.> <EAd>)] flag with inverse specified general register memory, stores result flag. number specified 3-bit immediate data. Notes: Size: Operand size Byte
Table Bit-Manipulation Instructions (cont)
Instruction BXOR Size* Function (<bit-No.> <EAd>) XORs flag with specified general register memory, stores result flag. BIXOR [~(<bit-No.> <EAd>)] XORs flag with inverse specified general register memory, stores result flag. number specified 3-bit immediate data. (<bit-No.> <EAd>) Copies specified general register memory flag. BILD (<bit-No.> <EAd>) Copies inverse specified general register memory flag. number specified 3-bit immediate data. (<bit-No.> <EAd>) Copies flag specified general register memory. BIST (<bit-No.> <EAd>) Copies inverse flag specified general register memory. number specified 3-bit immediate data. Notes: Size: Operand size Byte
Certain precautions required manipulation. 2.9.2, Notes Manipulation, details.
BSET, BCLR, BNOT, BTST
Operand: register direct (Rn) No.: immediate (#xx:3) Operand: register direct (Rn) No.: register direct (Rm)
Operand: register indirect (@Rn) No.:
immediate (#xx:3)
Operand: register indirect (@Rn) No.:
register direct (Rm)
Operand: absolute (@aa:8) No.:
immediate (#xx:3)
Operand: absolute (@aa:8) No.: register direct (Rm)
BAND, BOR, BXOR, BLD,
Operand: register direct (Rn) No.: immediate (#xx:3)
Operand: register indirect (@Rn) No.:
immediate (#xx:3)
Operand: absolute (@aa:8) No.: immediate (#xx:3)
Notation: Operation field Register field abs: Absolute address IMM: Immediate data
Figure Manipulation Instruction Codes
BIAND, BIOR, BIXOR, BILD, BIST
Operand: register direct (Rn) No.: immediate (#xx:3)
Operand: register indirect (@Rn) No.:
immediate (#xx:3)
Operand: absolute (@aa:8) No.: immediate (#xx:3)
Notation: Operation field Register field abs: Absolute address IMM: Immediate data
Figure Manipulation Instruction Codes (cont)
2.5.6 Branching Instructions Table describes branching instructions. Figure shows their object code formats. Table Branching Instructions
Instruction Size Function Branches designated address condition true. branching conditions given below. Mnemonic (BT) (BF) (BHS) (BLO) Description Always (true) Never (false) High same Carry clear (high same) Carry (low) equal Equal Overflow clear Overflow Plus Minus Greater equal Less than Greater than Less equal Condition Always Never CZ=0 CZ=1 NV=0 NV=1
Branches unconditionally specified address Branches subroutine specified displacement from current address Branches subroutine specified address Returns from subroutine
disp
(@Rm)
(@aa:16)
(@@aa:8)
disp
(@Rm)
(@aa:16)
(@@aa:8)
Notation: Operation field Condition field Register field disp: Displacement abs: Absolute address
Figure Branching Instruction Codes
2.5.7 System Control Instructions Table 2-10 describes system control instructions. Figure shows their object code formats. Table 2-10 System Control Instructions
Instruction SLEEP Size* Function Returns from exception-handling routine Causes transition from active mode power-down mode. section Power-Down Modes, details CCR, #IMM Moves immediate data general register contents condition code register Copies condition code register specified general register ANDC #IMM Logically ANDs condition code register with immediate data #IMM Logically condition code register with immediate data XORC #IMM Logically exclusive-ORs condition code register with immediate data Only increments program counter Notes: Size: Operand size Byte
RTE, SLEEP,
LDC, (Rn)
ANDC, ORC, XORC, (#xx:8)
Notation: Operation field Register field IMM: Immediate data
Figure System Control Instruction Codes 2.5.8 Block Data Transfer Instruction Table 2-11 describes block data transfer instruction. Figure 2-10 shows object code format. Table 2-11 Block Data Transfer Instruction
Instruction EEPMOV Size Function then repeat until else next; Moves data block according parameters general registers R4L, R4L: Size block (bytes) Starting source address Starting destination address @R5+ @R6+
Execution next instruction starts soon block transfer completed.
Certain precautions required using EEPMOV instruction. 2.9.3, Notes EEPMOV Instruction, details.
Notation: Operation field
Figure 2-10 Block Data Transfer Instruction Code
Basic Operational Timing
operation synchronized system clock subclock details these clock signals section Clock Pulse Generators. period from rising edge next rising edge called state. cycle consists states three states. cycle differs depending whether access on-chip memory on-chip peripheral modules. 2.6.1 Access On-Chip Memory (RAM, ROM) Access on-chip memory takes place states. data width bits, allowing access byte word size. Figure 2-11 shows on-chip memory access cycle.
cycle state state
Internal address
Address
Internal read signal Internal data (read access)
Read data
Internal write signal Internal data (write access)
Write data
Figure 2-11 On-Chip Memory Access Cycle
2.6.2 Access On-Chip Peripheral Modules On-chip peripheral modules accessed states three states. data width bits, access byte size only. This means that accessing word data, instructions must used. Figures 2-12 2-13 show on-chip peripheral module access cycle. Two-state access on-chip peripheral modules
cycle state state
Internal address
Address
Internal read signal Internal data (read access)
Read data
Internal write signal Internal data (write access)
Write data
Figure 2-12 On-Chip Peripheral Module Access Cycle (2-State Access)
Three-state access on-chip peripheral modules
cycle state state state
Internal address Internal read signal Internal data (read access) Internal write signal Internal data (write access)
Address
Read data
Write data
Figure 2-13 On-Chip Peripheral Module Access Cycle (3-State Access)
States
2.7.1 Overview There four states: reset state, program execution state, program halt state, exception-handling state. program execution state includes active (high-speed mediumspeed) mode subactive mode. program halt state there sleep mode, standby mode, watch mode, sub-sleep mode. These states shown figure 2-14. Figure 2-15 shows state transitions.
state Reset state initialized. Program execution state
Active (high speed) mode executes successive program instructions high speed, synchronized system clock Active (medium speed) mode executes successive program instructions reduced speed, synchronized system clock Subactive mode executes successive program instructions reduced speed, synchronized subclock
Low-power modes
Program halt state state which some chip functions stopped conserve power
Sleep mode
Standby mode
Watch mode
Subsleep mode
Exceptionhandling state transient state which changes processing flow reset interrupt Note: section Power-Down Modes, details modes their transitions.
Figure 2-14 Operation States
Reset cleared Reset state Reset occurs Exception-handling state
Reset occurs
Reset occurs
Interrupt source
Exception- Exceptionhandling handling request complete
Program halt state SLEEP instruction executed
Program execution state
Figure 2-15 State Transitions 2.7.2 Program Execution State program execution state executes program instructions sequence. There three modes this state, active modes (high speed medium speed) subactive mode. Operation synchronized with system clock active mode (high speed medium speed), with subclock subactive mode. section Power-Down Modes details these modes. 2.7.3 Program Halt State program halt state there four modes: sleep mode, standby mode, watch mode, subsleep mode. section Power-Down Modes details these modes. 2.7.4 Exception-Handling State exception-handling state transient state occurring when exception handling started reset interrupt changes normal processing flow. exception handling caused interrupt, (R7) referenced values saved stack. details interrupt handling, section Exception Handling.
Memory
2.8.1 Memory Figure 2-16 shows H8/3833U memory map. Figure 2-16 shows H8/3834U memory map. Figure 2-16 shows H8/3835U memory map. Figure 2-16 shows H8/3836U memory map. Figure 2-16 shows H8/3837U memory map.
H'0000 Interrupt vector area H'0029 H'002A kbytes (24,576 bytes) On-chip H'5FFF
Reserved
H'F740 bytes) H'F77F
Reserved H'FB80 On-chip H'FF7F H'FF80 H'FF9F H'FFA0 Internal registers bytes) H'FFFF Note: addresses addresses after reset. 32-byte serial data buffer 1,024 bytes
Figure 2-16 H8/3833U Memory
H'0000 Interrupt vector area H'0029 H'002A kbytes (32,768 bytes) On-chip
H'7FFF
Reserved
H'F740 bytes) H'F77F
Reserved H'FB80 On-chip H'FF7F H'FF80 H'FF9F H'FFA0 Internal registers bytes) H'FFFF Note: addresses addresses after reset. 32-byte serial data buffer 1,024 bytes
Figure 2-16 H8/3834U Memory
H'0000 Interrupt vector area H'0029 H'002A kbytes (40,960 bytes) On-chip
H'9FFF
Reserved
H'F740 bytes) H'F77F H'F780
On-chip
2,048 bytes
H'FF7F H'FF80 32-byte serial data buffer H'FF9F H'FFA0 Internal registers bytes) H'FFFF Note: addresses addresses after reset.
Figure 2-16 H8/3835U Memory
H'0000 Interrupt vector area H'0029 H'002A kbytes (49,152 bytes) On-chip
H'BFFF Reserved H'F740 bytes) H'F77F H'F780
On-chip
2,048 bytes
H'FF7F H'FF80 32-byte serial data buffer H'FF9F H'FFA0 Internal registers bytes) H'FFFF Note: addresses addresses after reset.
Figure 2-16 H8/3836U Memory
H'0000 Interrupt vector area H'0029 H'002A
kbytes (60,928 bytes) On-chip
H'EDFF Reserved H'F740 bytes) H'F77F H'F780
On-chip
2,048 bytes
H'FF7F H'FF80 32-byte serial data buffer H'FF9F H'FFA0 Internal registers bytes) H'FFFF Note: addresses addresses after reset.
Figure 2-16 H8/3837U Memory
2.8.2 Address Relocation After reset, area located addresses H'F740 H'F77F. However, this area relocated setting relocation register (RLCTR) bits. relocation register explained below. relocation register (RLCTR: H'FFCF)
Initial value Read/Write RLCT1 RLCT0
RLCTR 8-bit read/write register that selects address space. Upon reset, RLCTR initialized H'FC. Bits Reserved bits Bits reserved; they always read cannot modified. Bits relocation select (RLCT1, RLCT0) Bits select address space.
RLCT1 RLCT0 Description H'F740 toH'F77F H'F940 H'F97F*2 H'FB40 H'FB7F*2 H'FD40 H'FD7F*1, (initial value)
Notes: devices with 1,024-byte RAM, RLCT1 on-chip addresses H'FB80 H'FD7F become inaccessible. devices with 2,048-byte RAM, RLCT1 value except these on-chip addresses become inaccessible.
Application Notes
2.9.1 Notes Data Access address space H8/300L includes empty areas addition RAM, registers, areas available user. these empty areas mistakenly accessed application program, following results will occur. Data transfer from empty area: transferred data will lost. This action also cause misoperate. Data transfer from empty area CPU: Unpredictable data transferred. Internal data transfer from on-chip modules other than areas makes 8-bit data width. word access attempted these areas, following results will occur. Word access from register area: Upper byte: Will written register. Lower byte: Transferred data will lost. Word access from register CPU: Upper byte: Will written upper part register. Lower byte: Unpredictable data will written lower part register. Byte size instructions should therefore used when transferring data from registers other than on-chip areas. Figure 2-17 shows data size number states which on-chip peripheral modules accessed.
Access States Word Byte H'0000 H'0029 H'002A Interrupt vector area bytes)
kbytes On-chip
H'7FFF*2
Reserved
H'F740 bytes) H'F77F
Reserved
H'FB80*3 On-chip H'FF7F H'FF80 H'FF9F H'FFA0 Internal registers bytes) H'FFFF H'FFA8 H'FFAD 32-byte serial data buffer 1,024 bytes*3
Access possible possible Notes: above example description H8/3834U. indicated addresses area initial values after system reset. H8/3833U kbytes on-chip ROM, ending address H'5FFF. H8/3835U kbytes on-chip ROM, ending address H'9FFF. H8/3836U kbytes on-chip ROM, ending address H'BFFF. H8/3837U kbytes on-chip ROM, ending address H'EDFF. H8/3833U 1,024 bytes on-chip starting address H'FB80. H8/3835U, H8/3836U, H8/3837U each have 2,048 bytes on-chip RAM, their starting address H'F780.
Figure 2-17 Data Size Number States Access from On-Chip Peripheral Modules
2.9.2 Notes Manipulation BSET, BCLR, BNOT, BST, BIST instructions read byte data, modify data, then write data byte again. Special care required when using these instructions cases where registers assigned same address, case registers that include writeonly bits, when instruction accesses I/O.
Order Operation Read Modify Write Operation Read byte data designated address Modify designated read data Write altered byte data designated address
manipulation registers assigned same address
Example Figure 2-18 shows example which timer registers share same address. When manipulation instruction accesses timer load register timer counter reloadable timer, since these registers share same address, following operations take place.
Order Operation Read Modify Write Operation Timer counter data read (one byte) modifies (sets resets) designated instruction altered byte data written timer load register
timer counter counting, value read necessarily same value timer load register. result, bits other than intended timer load register modified timer counter value.
Count clock Timer counter Read Write Timer load register
Reload
Internal
Figure 2-18 Timer Configuration Example
Example Here BSET instruction executed designating port designated input pins, with low-level signal input high-level signal P36. remaining pins, P30, output pins output low-level signals. this example, BSET instruction used change high-level output. Prior executing BSET]
Input/output state PCR3 PDR3 Input level Input High level Output level Output level Output level Output level Output level Output level
BSET instruction executed] BSET @PDR3 BSET instruction executed designating port
After executing BSET]
Input/output state PCR3 PDR3 Input level Input High level Output level Output level Output level Output level Output level Output High level
Explanation BSET operates] When BSET instruction executed, first reads port Since input pins, reads states (low-level high-level input). output pins, reads value PDR3. this example PDR3 value H'80, value read H'40. Next, sets read data changing PDR3 data H'41. Finally, writes this value (H'41) PDR3, completing execution BSET.
result this operation, PDR3 becomes outputs high-level signal. However, bits PDR3 with different values. avoid this problem, store copy PDR3 data work area memory. Perform manipulation data work area, then write this data PDR3. Prior executing BSET] MOV. MOV. MOV. #80, R0L, R0L,
Input/output state PCR3 PDR3 RAM0 Input level
@RAM0 @PDR3
Input High level
PDR3 value (H'80) written work area memory (RAM0) well PDR3.
Output level
Output level
Output level
Output level
Output level
Output level
BSET instruction executed] BSET @RAM0 BSET instruction executed designating PDR3 work area (RAM0).
After executing BSET] MOV. MOV. @RAM0, R0L, @PDR3
Input/output state PCR3 PDR3 RAM0 Input level Input High level
work area (RAM0) value written PDR3.
Output level
Output level
Output level
Output level
Output level
Output High level
manipulation register containing write-only
Example this example, port control register PCR3 accessed BCLR instruction. examples above, input pins, with low-level signal input high-level signal P36. remaining pins, P30, output pins that output low-level signals. this example, BCLR instruction used change input port. assumed that high-level signal will input this input pin. Prior executing BCLR]
Input/output state PCR3 PDR3 Input level Input High level Output level Output level Output level Output level Output level Output level
BCLR instruction executed] BCLR @PCR3 BCLR instruction executed designating PCR3.
After executing BCLR]
Input/output state PCR3 PDR3 Output level Output High level Output level Output level Output level Output level Output level Input High level
Explanation BCLR operates] When BCLR instruction executed, first reads PCR3. Since PCR3 write-only register, reads value H'FF, even though PCR3 value actually H'3F. Next, clears read data changing data H'FE. Finally, this value (H'FE) written PCR3 BCLR instruction execution ends. result this operation, PCR3 becomes making input port. However, bits PCR3 change that change from input pins output pins. avoid this problem, store copy PCR3 data work area memory. Perform manipulation data work area, then write this data PCR3. Prior executing BCLR] MOV. MOV. MOV. #3F, R0L, R0L,
Input/output state PCR3 PDR3 RAM0 Input level
@RAM0 @PCR3
Input High level
PCR3 value (H'3F) written work area memory (RAM0) well PCR3.
Output level
Output level
Output level
Output level
Output level
Output level
BCLR instruction executed] BCLR @RAM0 BCLR instruction executed designating PCR3 work area (RAM0).
After executing BCLR] MOV. MOV. @RAM0, R0L, @PCR3
Input/output state PCR3 PDR3 RAM0 Input level Input High level
work area (RAM0) value written PCR3.
Output level
Output level
Output level
Output level
Output level
Output High level
tables below list registers that share same address, registers that contain write-only bits. Registers with shared addresses
Register Name Timer counter timer load register Timer counter timer load register Port data register Port data register Port data register Port data register Port data register Port data register Port data register Port data register Port data register Port data register Abbreviation TCB/TLB TCC/TLC PDR1 PDR2 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDR9 PDRA Address H'FFB3 H'FFB5 H'FFD4 H'FFD5 H'FFD6 H'FFD7 H'FFD8 H'FFD9 H'FFDA H'FFDB H'FFDC H'FFDD
Note: These port registers used also input.
Registers with write-only bits
Register Name Port control register Port control register Port control register Port control register Port control register Port control register Port control register Port control register Port control register Port control register Timer control register control register data register data register Abbreviation PCR1 PCR2 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCR9 PCRA TCRF PWCR PWDRU PWDRL Address H'FFE4 H'FFE5 H'FFE6 H'FFE7 H'FFE8 H'FFE9 H'FFEA H'FFEB H'FFEC H'FFED H'FFB6 H'FFD0 H'FFD1 H'FFD2
2.9.3 Notes EEPMOV Instruction EEPMOV instruction block data transfer instruction. moves number bytes specified from address specified address specified
When setting make sure that final destination address R4L) does exceed H'FFFF. value must change from H'FFFF H'0000 during execution instruction.
H'FFFF allowed
Section Exception Handling
Overview
Exception handling performed H8/3834U Series when reset interrupt occurs. Table shows priorities these types exception handling. Table Exception Handling Types Priorities
Priority High Exception Source Reset Interrupt Time Start Exception Handling Exception handling starts soon reset state cleared When interrupt requested, exception handling starts after execution present instruction exception handling progress completed
Reset
3.2.1 Overview reset highest-priority exception. internal state registers onchip peripheral modules initialized. 3.2.2 Reset Sequence soon goes low, processing stopped H8/3834U enters reset state. make sure chip reset properly, observe following precautions. power Hold until clock pulse generator output stabilizes. Resetting during operation: Hold least system clock cycles.
high level, reset exception handling begins when held given period, then returned high level. low, however, when held given period then returned high level, reset cleared immediately. First must from high, then after 8,192 clock cycles reset cleared reset exception handling begins.
Reset exception handling takes place follows. internal state registers on-chip peripheral modules initialized, with condition code register (CCR) loaded from reset exception handling vector address (H'0000 H'0001), after which program starts executing from address indicated
When system power turned off, should held low. Figures show reset sequence.
Reset cleared Program initial instruction prefetch Vector fetch Internal processing High
Internal address Internal read signal Internal write signal Internal data (16-bit)
Reset exception handling vector address (H'0000) Program start address First instruction program
Figure Reset Sequence (when High)
Reset cleared Program initial instruction prefetch Vector fetch Internal processing
8,192 clock cycles Internal address Internal read signal Internal write signal Internal data (16-bit)
Reset exception handling vector address (H'0000) Program start address First instruction program
Figure Reset Sequence (when Low) 3.2.3 Interrupt Immediately after Reset After reset, interrupt were accepted before stack pointer (SP: initialized, would pushed onto stack correctly, resulting program runaway. prevent this, immediately after reset exception handling interrupts masked. this reason, initial program instruction always executed immediately after reset. This instruction should initialize stack pointer (e.g. MOV.W #xx: SP).
Interrupts
3.3.1 Overview interrupt sources include external interrupts (WKP0 WKP7, IRQ0 IRQ4), internal interrupts from on-chip peripheral modules. Table shows interrupt sources, their priorities, their vector addresses. When more than interrupt requested, interrupt with highest priority processed. interrupts have following features: Both internal external interrupts masked CCR. When this interrupt request flags interrupts accepted. external interrupt pins IRQ0 IRQ4 each independently either rising edge sensing falling edge sensing.
Table Interrupt Sources Priorities
Priority High Interrupt Source IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 SCI1 Interrupt Reset IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 SCI1 transfer complete H'0014 H'0015 Vector Number Vector Address H'0000 H'0001 H'0008 H'0009 H'000A H'000B H'000C H'000D H'000E H'000F H'0010 H'0011 H'0012 H'0013
Table Interrupt Sources Priorities (cont)
Priority High Interrupt Source Timer Timer Timer Timer Interrupt Timer overflow Timer overflow Timer overflow underflow Timer compare match Timer overflow Timer Timer compare match Timer overflow Timer Timer input capture Timer overflow SCI2 SCI2 transfer complete SCI2 transfer abort SCI3 SCI3 transmit SCI3 transmit data empty SCI3 receive data full SCI3 overrun error SCI3 framing error SCI3 parity error converter (SLEEP instruction executed) conversion Direct transfer H'0026 H'0027 H'0028 H'0029 H'0024 H'0025 H'0022 H'0023 H'0020 H'0021 H'001E H'001F Vector Number Vector Address H'0016 H'0017 H'0018 H'0019 H'001A H'001B H'001C H'001D
Note: Vector addresses H'0002 H'0007 reserved cannot used.
3.3.2 Interrupt Control Registers Table lists registers that control interrupts. Table Interrupt Control Registers
Register Name edge select register Interrupt enable register Interrupt enable register Interrupt request register Interrupt request register Wakeup interrupt request register Abbreviation IEGR IENR1 IENR2 IRR1 IRR2 IWPR R/W* R/W* R/W* Initial Value H'E0 H'00 H'00 H'20 H'00 H'00 Address H'FFF2 H'FFF3 H'FFF4 H'FFF6 H'FFF7 H'FFF9
Note: Write enabled only writing clear flag.
edge select register (IEGR)
IEG4 IEG3 IEG2 IEG1 IEG0
Initial value Read/Write
IEGR 8-bit read/write register, used designate whether pins IRQ0 IRQ4 rising edge sensing falling edge sensing. Bits Reserved bits Bits reserved; they always read cannot modified. IRQ4 edge select (IEG4) selects input sensing IRQ4/ADTRG.
IEG4 Description Falling edge IRQ4/ADTRG input detected Rising edge IRQ4/ADTRG input detected (initial value)
IRQ3 edge select (IEG3) selects input sensing IRQ3/TMIF.
IEG3 Description Falling edge IRQ3/TMIF input detected Rising edge IRQ3/TMIF input detected (initial value)
IRQ2 edge select (IEG2) selects input sensing IRQ2/TMIC.
IEG2 Description Falling edge IRQ2/TMIC input detected Rising edge IRQ2/TMIC input detected (initial value)
IRQ1 edge select (IEG1) selects input sensing IRQ1/TMIB.
IEG1 Description Falling edge IRQ1/TMIB input detected Rising edge IRQ1/TMIB input detected (initial value)
IRQ0 edge select (IEG0) selects input sensing IRQ0.
IEG0 Description Falling edge IRQ0 input detected Rising edge IRQ0 input detected (initial value)
Interrupt enable register (IENR1)
IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN0
Initial value Read/Write
IENR1 8-bit read/write register that enables disables interrupt requests. Timer interrupt enable (IENTA) enables disables timer overflow interrupt requests.
IENTA Description Disables timer interrupts Enables timer interrupts (initial value)
SCI1 interrupt enable (IENS1) enables disables SCI1 transfer complete interrupt requests.
IENS1 Description Disables SCI1 interrupts Enables SCI1 interrupts (initial value)
Wakeup interrupt enable (IENWP) enables disables WKP7 WKP0 interrupt requests.
IENWP Description Disables interrupt requests from WKP7 WKP0 Enables interrupt requests from WKP7 WKP0 (initial value)
Bits IRQ4 IRQ0 interrupt enable (IEN4 IEN0) Bits enable disable IRQ4 IRQ0 interrupt requests.
IENn Description Disables interrupt request IRQn Enables interrupt request IRQn (initial value)
Interrupt Enable Register (IENR2)
IENDT IENAD IENS2 IENTG IENTC IENTB
IENTFH IENTFL
Initial value Read/Write
IENR2 8-bit read/write register that enables disables interrupt requests. Direct transfer interrupt enable (IENDT) enables disables direct transfer interrupt requests.
IENDT Description Disables direct transfer interrupt requests Enables direct transfer interrupt requests (initial value)
converter interrupt enable (IENAD) enables disables converter interrupt requests.
IENAD Description Disables converter interrupt requests Enables converter interrupt requests (initial value)
SCI2 interrupt enable (IENS2) enables disables SCI2 transfer complete transfer abort interrupt requests.
IENS2 Description Disables SCI2 interrupts Enables SCI2 interrupts (initial value)
Timer interrupt enable (IENTG) enables disables timer input capture overflow interrupt requests.
IENTG Description Disables timer interrupts Enables timer interrupts (initial value)
Timer interrupt enable (IENTFH) enables disables timer compare match overflow interrupt requests.
IENTFH Description Disables timer interrupts Enables timer interrupts (initial value)
Timer interrupt enable (IENTFL) enables disables timer compare match overflow interrupt requests.
IENTFL Description Disables timer interrupts Enables timer interrupts (initial value)
Timer interrupt enable (IENTC) enables disables timer overflow underflow interrupt requests.
IENTC Description Disables timer interrupts Enables timer interrupts (initial value)
Timer interrupt enable (IENTB) enables disables timer overflow underflow interrupt requests.
IENTB Description Disables timer interrupts Enables timer interrupts (initial value)
SCI3 interrupt control covered 10.4.2, description serial control register
Initial value Read/Write
Interrupt request register (IRR1)
IRRTA R/W* IRRS1 R/W* IRRI4 R/W* IRRI3 R/W* IRRI2 R/W* IRRI1 R/W* IRRI0 R/W*
Note: Only write flag clearing possible.
IRR1 8-bit read/write register, which corresponding when timer SCI1, IRQ4 IRQ0 interrupt requested. flags cleared automatically when interrupt accepted. necessary write clear each flag. Timer interrupt request flag (IRRTA)
IRRTA Description Clearing conditions: When IRRTA cleared writing Setting conditions: When timer counter value overflows (goes from H'FF H'00) (initial value)
SCI1 interrupt request flag (IRRS1)
IRRS1 Description Clearing conditions: When IRRS1 cleared writing Setting conditions: When SCI1 transfer completed (initial value)
Reserved reserved; always read cannot modified. Bits IRQ4 IRQ0 interrupt request flags (IRRI4 IRRI0)
IRRIn Description Clearing conditions: When IRRIn cleared writing IRRIn. (initial value)
Setting conditions: IRRIn when IRQn interrupt input, designated signal edge detected.
Interrupt request register (IRR2)
IRRDT IRRAD IRRS2 IRRTG IRRTC IRRTB
IRRTFH IRRTFL
Initial value Read/Write
Note: Only write flag clearing possible.
IRR2 8-bit read/write register, which corresponding when direct transfer, converter, SCI2, timer timer timer timer timer interrupt requested. flags cleared automatically when interrupt accepted. necessary write clear each flag.
Direct transfer interrupt request flag (IRRDT)
IRRDT Description Clearing conditions: When IRRDT cleared writing (initial value)
Setting conditions: When DTON direct transfer made immediately after SLEEP instruction executed
converter interrupt request flag (IRRAD)
IRRAD Description Clearing conditions: When IRRAD cleared writing Setting conditions: When conversion completed ADSF reset (initial value)
SCI2 interrupt request flag (IRRS2)
IRRS2 Description Clearing conditions: When IRRS2 cleared writing Setting conditions: When SCI2 transfer completed aborted (initial value)
Timer interrupt request flag (IRRTG)
IRRTG Description Clearing conditions: When IRRTG cleared writing (initial value)
Setting conditions: When TMIG TMIG input designated signal edge detected
Timer interrupt request flag (IRRTFH)
IRRTFH Description Clearing conditions: When IRRTFH cleared writing (initial value)
Setting conditions: When counter matches output compare register 8-bit timer mode, when 16-bit counter (TCFL, TCFH) matches output compare register (OCRFL, OCRFH) 16-bit timer mode
Timer interrupt request flag (IRRTFL)
IRRTFL Description Clearing conditions: When IRRTFL cleared writing (initial value)
Setting conditions: When counter matches output compare register 8-bit timer mode
Timer interrupt request flag (IRRTC)
IRRTC Description Clearing conditions: When IRRTC cleared writing (initial value)
Setting conditions: When timer counter value overflows (goes from H'FF H'00) underflows (goes from H'00 H'FF)
Timer interrupt request flag (IRRTB)
IRRTB Description Clearing conditions: When IRRTB cleared writing Setting conditions: When timer counter value overflows (goes from H'FF H'00) (initial value)
Wakeup interrupt request register (IWPR)
IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWPF0
Initial value Read/Write
Note: Only write flag clearing possible.
IWPR 8-bit read/write register, which corresponding when pins WKP7 WKP0 wakeup input receives falling edge input. flags cleared automatically when interrupt accepted. necessary write clear each flag. Bits Wakeup interrupt request flags (WKPF7 WKPF0)
IWPFn Description Clearing conditions: When IWPFn cleared writing IWPFn. Setting conditions: IWPFn when WKPn wakeup interrupt input, falling edge input detected pin.
3.3.3 External Interrupts There external interrupts, WKP0 WKP7 IRQ0 IRQ4. Interrupts WKP0 WKP7
Interrupts WKP0 WKP7 requested falling edge inputs pins WKP0 WKP7. When these pins designated WKP0 WKP7 pins port mode register (PMR5) falling edge input detected, corresponding wakeup interrupt request register (IWPR) requesting interrupt. Wakeup interrupt requests disabled clearing IENWP IENR1 also possible mask interrupts setting When interrupt exception handling request received interrupts WKP0 WKP7, vector number interrupts WKP0 WKP7 Since eight interrupts assigned same vector number, interrupt source must determined exception handling routine.
Interrupts IRQ0 IRQ4
Interrupts IRQ0 IRQ4 requested into pins inputs IRQ0 IRQ4. These interrupts detected either rising edge sensing falling edge sensing, depending settings bits IEG0 IEG4 edge select register (IEGR). When these pins designated pins IRQ0 IRQ4 port mode registers (PMR1 PMR2) designated edge input, corresponding IRR1 requesting interrupt. Interrupts IRQ0 IRQ4 disabled clearing bits IEN0 IEN4 IENR1 interrupts masked setting When IRQ0 IRQ4 interrupt exception handling initiated, Vector numbers assigned interrupts IRQ0 IRQ4. order priority from IRQ0 (high) IRQ4 (low). Table gives details. 3.3.4 Internal Interrupts There internal interrupts that requested on-chip peripheral modules. When peripheral module requests interrupt, corresponding IRR1 IRR2 Individual interrupt requests disabled clearing corresponding IENR1 IENR2 interrupts masked setting When internal interrupt request accepted, Vector numbers assigned these interrupts. Table shows order priority interrupts from on-chip peripheral modules.
3.3.5 Interrupt Operations Interrupts controlled interrupt controller. Figure shows block diagram interrupt controller. Figure shows flow interrupt acceptance.
Interrupt controller
External internal interrupts
Priority decision logic
Interrupt request
External interrupts internal interrupt enable signals
(CPU)
Figure Block Diagram Interrupt Controller Interrupt operation described follows. When interrupt condition while interrupt enable register interrupt request signal sent interrupt controller. When interrupt controller receives interrupt request, sets interrupt request flag. From among interrupts with interrupt request flags interrupt controller selects interrupt request with highest priority holds others pending. (Refer table list interrupt priorities.)
interrupt controller checks CCR. selected interrupt request accepted; interrupt request held pending. interrupt accepted, after processing current instruction completed, both pushed onto stack. state stack this time shown figure 3-5. value pushed onto stack address first instruction executed upon return from interrupt handling. masking further interrupts. vector address corresponding accepted interrupt generated, interrupt handling routine located address indicated contents vector address executed.
Notes: When disabling interrupts clearing bits interrupt enable register, when clearing bits interrupt request register, always while interrupts masked above clear operations performed while result conflict arises between clear instruction interrupt request, exception processing interrupt will executed after clear instruction been executed.
Program execution state
IRRIO IENO
IRRI1 IEN1
IRRI2 IEN2
IRRDT IENDT
contents saved contents saved Branch interrupt handling routine
Notation: Program counter CCR: Condition code register
Figure Flow Interrupt Acceptance
(R7) Stack area
(R7)
CCR* Even address
Prior start interrupt exception handling
Notation: PCH: Upper bits program counter (PC) PCL: Lower bits program counter (PC) CCR: Condition code register Stack pointer
saved stack
After completion interrupt exception handling
Notes: shows address first instruction executed upon return from interrupt handling routine. Register contents must always saved restored word access, starting from even-numbered address. Ignored return from interrupt.
Figure Stack State after Completion Interrupt Exception Handling Figure shows typical interrupt sequence where program area on-chip stack area on-chip RAM.
Interrupt accepted
Interrupt level decision wait instruction Instruction prefetch Internal processing Stack access Vector fetch
Prefetch instruction Internal interrupt-handling routine processing
Interrupt request signal
Internal address
Figure Interrupt Sequence
Internal read signal
Internal write signal (10)
Internal data bits)
Instruction prefetch address (Instruction executed. Address saved contents, becoming return address.) (2)(4) Instruction code (not executed) Instruction prefetch address (Instruction executed.) Vector address Starting address interrupt-handling routine (contents vector) (10) First instruction interrupt-handling routine
3.3.6 Interrupt Response Time Table shows number wait states after interrupt request flag until first instruction interrupt handler executed. Table Interrupt Wait States
Item Waiting time completion executing instruction* Saving stack Vector fetch Instruction fetch Internal processing Total Note: including EEPMOV instruction. States
Application Notes
3.4.1 Notes Stack Area When word data accessed H8/3834U Series, least significant address regarded Access stack always takes place word size, stack pointer (SP: should never indicate address. PUSH (MOV.W @-SP) (MOV.W @SP+, save restore register values. Setting address cause program crash. example shown figure 3-7.
H'FEFC H'FEFD H'FEFF
instruction H'FEFF
MOV. R1L, @-R7 Contents lost
Stack accessed beyond
Notation: PCH: Upper byte program counter PCL: Lower byte program counter R1L: General register Stack pointer
Figure Operation when Address When contents saved stack during interrupt exception handling restored when executed, this also takes place word size. Both upper lower bytes word data saved stack; return, even address contents restored while address contents ignored.
3.4.2 Notes Rewriting Port Mode Registers When port mode register rewritten switch functions external interrupt pins, following points should observed. When external interrupt function switched rewriting port mode register that controls these pins (IRQ4 IRQ0, WKP7 WKP0), interrupt request flag time function switched, even valid interrupt input pin. sure clear interrupt request flag after switching functions. Table shows conditions under which interrupt request flags this way. Table Conditions under which Interrupt Request Flag
Interrupt Request Flags IRR1 IRRI4 Conditions When PMR2 IRQ4 changed from while IRQ4 IEGR IEG4 When PMR2 IRQ4 changed from while IRQ4 IEGR IEG4 IRRI3 When PMR1 IRQ3 changed from while IRQ3 IEGR IEG3 When PMR1 IRQ3 changed from while IRQ3 IEGR IEG3 IRRI2 When PMR1 IRQ2 changed from while IRQ2 IEGR IEG2 When PMR1 IRQ2 changed from while IRQ2 IEGR IEG2 IRRI1 When PMR1 IRQ1 changed from while IRQ1 IEGR IEG1 When PMR1 IRQ1 changed from while IRQ1 IEGR IEG1 IRRI0 When PMR2 IRQ0 changed from while IRQ0 IEGR IEG0 When PMR2 IRQ0 changed from while IRQ0 IEGR IEG0
Table Conditions under which Interrupt Request Flag (cont)
Interrupt Request Flags IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWPF0 Conditions When PMR5 WKP7 changed from while WKP7 When PMR5 WKP6 changed from while WKP6 When PMR5 WKP5 changed from while WKP5 When PMR5 WKP4 changed from while WKP4 When PMR5 WKP3 changed from while WKP3 When PMR5 WKP2 changed from while WKP2 When PMR5 WKP1 changed from while WKP1 When PMR5 WKP0 changed from while WKP0
Figure shows procedure setting port mode register clearing interrupt request flag. When switching function, mask interrupt before setting port mode register. After accessing port mode register, execute least instruction (e.g., NOP), then clear interrupt request flag from instruction clear flag executed immediately after port mode register access without executing intervening instruction, flag will cleared. alternative method avoid setting interrupt request flags when functions switched keeping pins high level that conditions table occur.
Interrupts masked. (Another possibility disable relevant interrupt interrupt enable register
port mode register Execute instruction Clear interrupt request flag After setting port mode register bit, first execute least instruction (e.g., NOP), then clear interrupt request flag
Interrupt mask cleared
Figure Port Mode Register Setting Interrupt Request Flag Clearing Procedure
Section Clock Pulse Generators
Overview
Clock oscillator circuitry (CPG: clock pulse generator) provided on-chip, including both system clock pulse generator subclock pulse generator. system clock pulse generator consists system clock oscillator system clock dividers. subclock pulse generator consists subclock oscillator circuit subclock divider. 4.1.1 Block Diagram Figure shows block diagram clock pulse generators.
System clock oscillator
OSC)
System clock divider (1/2) System clock divider (1/8) Prescaler bits) /128
System clock pulse generator
Subclock oscillator
Subclock divider (1/2, 1/4, 1/8)
Subclock pulse generator
Prescaler bits)
Figure Block Diagram Clock Pulse Generators 4.1.2 System Clock Subclock basic clock signals that drive on-chip peripheral modules Four clock signals have names: system clock, subclock, oscillator clock, watch clock. clock signals available peripheral modules clock requirements differ from module another.
System Clock Generator
Clock pulse supplied system clock divider either connecting crystal ceramic oscillator, providing external clock input. Connecting crystal oscillator
Figure shows typical method connecting crystal oscillator.
±20% ±20%
Figure Typical Connection Crystal Oscillator Figure shows equivalent circuit crystal oscillator. oscillator having characteristics given table should used.
Figure Equivalent Circuit Crystal Oscillator Table Crystal Oscillator Parameters
Frequency (MHz) (pF)
Connecting ceramic oscillator
Figure shows typical method connecting ceramic oscillator.
±20% ±10% ±10% Ceramic oscillator: Murata
Figure Typical Connection Ceramic Oscillator Notes board design
When generating clock pulses connecting crystal ceramic oscillator, careful attention following points. Avoid running signal lines close oscillator circuit, since oscillator adversely affected induction currents. (See figure 4-5.) board should designed that oscillator load capacitors located close possible pins OSC1 OSC2.
avoided
Signal Signal
Figure Board Design Oscillator Circuit
External clock input method
Connect external clock signal OSC1, leave OSC2 open. Figure shows typical connection.
External clock input
Open
Figure External Clock Input (Example)
Frequency Duty cycle Oscillator Clock
Subclock Generator
Connecting 32.768-kHz crystal oscillator
Clock pulses supplied subclock divider connecting 32.768-kHz crystal oscillator, shown figure 4-7. Follow same precautions noted under 4.2.3 system clock.
(typ.)
Figure Typical Connection 32.768-kHz Crystal Oscillator (Subclock) Figure shows equivalent circuit 32.768-kHz crystal oscillator.
32.768 Crystal oscillator: MX38T (Nihon Denpa Kogyo)
Figure Equivalent Circuit 32.768-kHz Crystal Oscillator
Inputting external clock Circuit configuration external clock input pin. should left open. example connection this case shown figure 4-9.
External clock input
Open
Figure Example Connection when Inputting External Clock External clock Input square waveform pin. When using CPU, timer timer timer LCD, with subclock clock selected, stop clock supply pin.
Figure 4-10 External Subclock Timing characteristics timing external clock input shown table 4-2.
Table Characteristics Timing (VCC AVCC AVSS -20°C +75°C, unless otherwise specified, including subactive mode)
Applicable Test Conditions Values -0.3 -0.3 12.0 12.0 32.768 +0.3 Figure 4.10 Figure 4.10 Unit Notes Figure 4.10
Item Input high voltage Input voltage External subclock rise time External subclock fall time
Symbol
External subclock oscillation frequency External subclock high width External subclock width
connection when using subclock
When subclock used, connect leave open, shown figure 4-11.
Open
Figure 4-11 Connection when Using Subclock
Prescalers
H8/3834U Series equipped with on-chip prescalers having different input clocks (prescaler prescaler Prescaler 13-bit counter using system clock input clock. prescaled outputs provide internal clock signals on-chip peripheral modules. Prescaler 5-bit counter using 32.768-kHz signal divided input clock. prescaled outputs used timer time base timekeeping. Prescaler (PSS)
Prescaler 13-bit counter using system clock input clock. incremented once clock period. Prescaler initialized H'0000 reset, starts counting exit from reset state. standby mode, watch mode, subactive mode, subsleep mode, system clock pulse generator stops. Prescaler also stops initialized H'0000. cannot read write prescaler output from prescaler shared timer timer timer timer timer SCI1, SCI2, SCI3, converter, controller, 14-bit PWM. divider ratio separately each on-chip peripheral function. active (medium-speed) mode clock input prescaler Prescaler (PSW)
Prescaler 5-bit counter using 32.768 signal divided input clock. Prescaler initialized H'00 reset, starts counting exit from reset state. Even standby mode, watch mode, subactive mode, subsleep mode, prescaler continues functioning long clock signals supplied pins Prescaler reset setting bits TMA3 TMA2 timer mode register (TMA). Output from prescaler used drive timer which case timer functions time base timekeeping.
Note Oscillators
Oscillator characteristics both masked ZTATversions closely related board design should carefully evaluated user, referring examples shown this section. Oscillator circuit constants will differ depending oscillator element, stray capacitance interconnecting circuit, other factors. Suitable constants should determined consultation with oscillator element manufacturer. Design circuit that oscillator element never receives voltages exceeding maximum rating.
Section Power-Down Modes
Overview
H8/3834U Series seven modes operation after reset. These include power-down modes, which power dissipation significantly reduced. Table gives summary seven operation modes. active (high-speed) mode power-down modes. Table Operation Modes
Operating Mode Active (high-speed) mode Active (medium-speed) mode Subactive mode Sleep mode Subsleep mode Watch mode Standby mode Description runs system clock, executing program instructions high speed runs system clock, executing program instructions reduced speed runs subclock, executing program instructions reduced speed halts. On-chip peripheral modules continue operate system clock. halts. Timer timer timer controller/driver continue operate subclock. halts. time-base function timer controller/driver continue operate subclock. on-chip peripheral modules stop operating
this section active modes (high-speed medium-speed) referred collectively active mode.
Figure shows transitions among these operation modes. Table indicates internal states each mode.
Program execution state Reset state LSON MSON Program halt state
Program halt state
Active (high-speed) mode
LSON MSON Active (medium-speed) mode
SSBY TMA3
Watch mode
Standby mode
SSBY TMA3 LSON
SSBY LSON
Sleep mode
LSON TMA3
SLEEP instruction
SSBY LSON TMA3
Subactive mode
Subsleep mode
Transition caused exception handling
Power-down mode
transition between different modes cannot made occur simply because interrupt request generated. Make sure that interrupt accepted interrupt handling performed. Details mode transition conditions given explanations each mode, sections through 5.8. Notes: Timer interrupt, interrupt, WKP0 WKP7 interrupts Timer interrupt, timer interrupt, timer interrupt, interrupts, WKP0 WKP7 interrupts interrupts interrupt, interrupt, WKP0 WKP7 interrupts
Figure Operation Mode Transition Diagram
Table Internal State Each Operation Mode
Active Mode Function Subclock oscillator High Speed Functions Medium Speed Functions Functions Functions Sleep Mode Functions Functions Halted Retained Watch Mode Halted Functions Halted Retained Subactive Subsleep Mode Mode Halted Functions Functions Halted Functions Halted Retained Standby Mode Halted Functions Halted Retained Retained*1 Functions Functions Functions Functions Retained*6 Retained*6 Functions Functions Functions
System clock oscillator Functions Instructions Functions operation Registers External IRQ0 interrupts IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Peripheral Timer module Timer functions Timer Timer Timer SCI1 SCI2 SCI3 Notes: Functions Functions Functions Functions Functions Functions
Functions
Functions
Functions
Functions
Functions
Functions
Functions
Functions
Functions*5 Functions*5 Functions*5 Retained Retained Retained Retained Functions/ Functions/ Retained*2 Retained*2 Retained Retained Functions/ Functions/ Retained*3 Retained*3
Functions
Functions
Retained Reset
Retained Reset Retained Retained
Retained Reset Retained Retained
Retained Reset Retained Retained
Functions Functions Functions
Retained Functions Functions
Retained Retained
Functions/ Functions/ Functions/ Retained Retained*4 Retained*4 Retained*4
Register contents held; high-impedance output. Functions only external clock internal clock selected; otherwise halted retained. Functions only internal clock selected; otherwise halted retained. Functions only internal clock selected; otherwise halted retained. Functions when timekeeping time-base function selected. External interrupt requests ignored. interrupt request register contents affected.
5.1.1 System Control Registers operation mode selected using system control registers described table 5-3. Table System Control Register
Name System control register System control register Abbreviation SYSCR1 SYSCR2 Initial Value H'07 H'E0 Address H'FFF0 H'FFF1
System control register (SYSCR1)
SSBY STS2 STS1 STS0 LSON
Initial value Read/Write
SYSCR1 8-bit read/write register control power-down modes. Software standby (SSBY) This designates transition standby mode watch mode.
SSBY Description When SLEEP instruction executed active mode, transition made sleep mode. (initial value)
When SLEEP instruction executed subactive mode, transition made subsleep mode. When SLEEP instruction executed active mode, transition made standby mode watch mode. When SLEEP instruction executed subactive mode, transition made watch mode.
Bits Standby timer select (STS2 STS0) These bits designate time peripheral modules wait stable clock operation after exiting from standby mode watch mode active mode interrupt. designation should made according clock frequency that waiting time least
STS2
STS1
STS0
Description Wait time 8,192 states Wait time 16,384 states Wait time 32,768 states Wait time 65,536 states Wait time 131,072 states (initial value)
Note: Don't care
speed flag (LSON) This chooses system clock subclock operating clock when watch mode cleared. resulting operation mode depends combination other control bits interrupt input.
LSON Description operates system clock operates subclock (initial value)
Bits Reserved bits These bits reserved; they always read cannot modified.
Initial value Read/Write
System control register (SYSCR2)
NESEL DTON MSON
SYSCR2 8-bit read/write register power-down mode control. Bits Reserved bits These bits reserved; they always read cannot modified. Noise elimination sampling frequency select (NESEL) This selects frequency which watch clock signal generated subclock pulse generator sampled, relation oscillator clock generated system clock pulse generator. When MHz, clear NESEL
NESEL
Description Sampling rate Sampling rate
Direct transfer flag (DTON) This designates whether make direct transitions among active (high-speed), active (medium-speed) subactive mode when SLEEP instruction executed. mode which transition made after SLEEP instruction executed depends combination this other control bits.
DTON Description When SLEEP instruction executed active mode, transition made standby mode, watch mode, sleep mode. (initial value)
When SLEEP instruction executed subactive mode, transition made watch mode subsleep mode. When SLEEP instruction executed active (high-speed) mode, direct transition made active (medium-speed) mode SSBY MSON LSON subactive mode SSBY TMA3 LSON When SLEEP instruction executed active (medium-speed) mode, direct transition made active (high-speed) mode SSBY MSON LSON subactive mode SSBY TMA3 LSON When SLEEP instruction executed subactive mode, direct transition made active (high-speed) mode SSBY TMA3 LSON MSON active (medium-speed) mode SSBY TMA3 LSON MSON
Medium speed flag (MSON) After standby, watch, sleep mode cleared, this selects active (high-speed) active (medium-speed) mode.
MSON Description Operation active (high-speed) mode Operation active (medium-speed) mode (initial value)
Bits Subactive mode clock select (SA1 SA0) These bits select clock rate subactive mode. cannot modified subactive mode.
Description (initial value)
Note: Don't care
Sleep Mode
5.2.1 Transition Sleep Mode system goes from active mode sleep mode when SLEEP instruction executed while SSBY LSON bits system control register (SYSCR1) cleared sleep mode operation halted on-chip peripheral functions other than operational. register contents retained. 5.2.2 Clearing Sleep Mode Sleep mode cleared interrupt (timer timer timer timer timer IRQ0 IRQ4, WKP0 WKP7, SCI1, SCI2, SCI3, converter) input pin. Clearing interrupt
When interrupt requested, sleep mode cleared interrupt exception handling starts. Operation resumes active (high-speed) mode MSON SYSCR2, active (mediumspeed) mode MSON Sleep mode cleared condition code register (CCR) particular interrupt disabled interrupt enable register. Clearing input
When goes low, goes into reset state sleep mode cleared.
Standby Mode
5.3.1 Transition Standby Mode system goes from active mode standby mode when SLEEP instruction executed while SSBY SYSCR1 LSON cleared TMA3 timer register (TMA) cleared standby mode clock pulse generator stops, on-chip peripheral modules stop functioning. long minimum required voltage applied, register contents data on-chip will retained. ports high-impedance state. 5.3.2 Clearing Standby Mode Standby mode cleared interrupt (IRQ0, IRQ1, WKP0 WKP7) input pin. Clearing interrupt
When interrupt requested, system clock pulse generator starts. After time bits STS2-STS0 SYSCR1 elapsed, stable system clock signal supplied entire chip, standby mode cleared, interrupt exception handling starts. Operation resumes active (high-speed) mode MSON SYSCR2, active (medium-speed) mode MSON Standby mode cleared particular interrupt disabled interrupt enable register. Clearing input
When goes low, system clock pulse generator starts standby mode cleared. After pulse generator output stabilized, driven high, starts reset exception handling. Since system clock signals supplied entire chip soon system clock pulse generator starts functioning, should kept level until pulse generator output stabilizes. 5.3.3 Oscillator Settling Time after Standby Mode Cleared Bits STS2 STS0 SYSCR1 should follows. When crystal oscillator used
table below gives settings various operating frequencies. bits STS2 STS0 waiting time least
When external clock used
values set. Normally minimum time (STS2 STS1 STS0 should set. Table Clock Frequency Settling Time (times
STS2 STS1 STS0 Waiting Time 8,192 states 16,384 states 32,768 states 65,536 states 131,072 states 13.1 26.2 16.4 32.8 16.4 32.8 65.5 16.4 32.8 65.5 131.1 16.4 32.8 65.5 131.1 262.1
Note: Don't care
5.3.4 Transition Standby Mode Port States system goes from active (high-speed medium-speed) mode standby mode when SLEEP instruction executed while SSBY SYSCR1 LSON cleared TMA3 cleared Port pins (except those with their pull-up turned enter high-impedance state when transition standby mode made. This timing shown figure 5-2.
Internal data
SLEEP instruction fetch
Next instruction fetch SLEEP instruction execution Internal processing
Port pins
Output Active (high-speed medium-speed) mode
High-impedance Standby mode
Figure Transition Standby Mode Port States
Watch Mode
5.4.1 Transition Watch Mode system goes from active subactive mode watch mode when SLEEP instruction executed while SSBY SYSCR1 TMA3 watch mode, operation on-chip peripheral modules other than timer controller halted. controller selected operate halt. long minimum required voltage applied, contents registers some registers onchip peripheral modules, on-chip contents, retained. ports keep same states before transition. 5.4.2 Clearing Watch Mode Watch mode cleared interrupt (timer IRQ0, WKP0 WKP7) input pin. Clearing interrupt
Watch mode cleared when interrupt requested. mode which transition made depends settings LSON SYSCR1 MSON SYSCR2. both LSON MSON cleared transition active (high-speed) mode; LSON MSON transition active (medium-speed) mode; LSON transition subactive mode. When transition active mode, after time SYSCR1 bits STS2 STS0 elapsed, stable clock signal supplied entire chip, watch mode cleared, interrupt exception handling starts. Watch mode cleared particular interrupt disabled interrupt enable register. Clearing input
Clearing same standby mode; 5.3.2, Clearing Standby Mode. 5.4.3 Oscillator Settling Time after Watch Mode Cleared waiting time same standby mode; 5.3.3, Oscillator Settling Time after Standby Mode Cleared.
Subsleep Mode
5.5.1 Transition Subsleep Mode system goes from subactive mode subsleep mode when SLEEP instruction executed while SSBY SYSCR1 cleared LSON SYSCR1 TMA3 subsleep mode, operation on-chip peripheral modules other than timer timer timer controller halted. long minimum required voltage applied, contents registers some registers on-chip peripheral modules, on-chip contents, retained. ports keep same states before transition. 5.5.2 Clearing Subsleep Mode Subsleep mode cleared interrupt (timer timer timer IRQ0 IRQ4, WKP0 WKP7) input pin. Clearing interrupt
When interrupt requested, subsleep mode cleared interrupt exception handling starts. Subsleep mode cleared particular interrupt disabled interrupt enable register. Clearing input
Clearing same standby mode; 5.3.2, Clearing Standby Mode.
Subactive Mode
5.6.1 Transition Subactive Mode Subactive mode entered from watch mode timer IRQ0, WKP0 WKP7 interrupt requested while LSON SYSCR1 From subsleep mode, subactive mode entered timer timer timer IRQ0 IRQ4, WKP0 WKP7 interrupt requested. transition subactive mode does take place particular interrupt disabled interrupt enable register. 5.6.2 Clearing Subactive Mode Subactive mode cleared SLEEP instruction input pin. Clearing SLEEP instruction
SLEEP instruction executed while SSBY SYSCR1 TMA3 subactive mode cleared watch mode entered. SLEEP instruction executed while SSBY LSON SYSCR1 TMA3 TMA, subsleep mode entered. Direct transfer active mode also possible; 5.8, Direct Transfer, below. Clearing
Clearing same standby mode; 5.3.2, Clearing Standby Mode. 5.6.3 Operating Frequency Subactive Mode operating frequency subactive mode bits SYSCR2. choices
Active (medium-speed) Mode
5.7.1 Transition Active (medium-speed) Mode MSON SYSCR2 while LSON SYSCR1 cleared transition active (medium-speed) mode results from IRQ0, IRQ1, WKP0 WKP7 interrupts standby mode, timer IRQ0, WKP0 WKP7 interrupts watch mode, interrupt sleep mode. transition active (medium-speed) mode does take place particular interrupt disabled interrupt enable register. 5.7.2 Clearing Active (medium-speed) Mode Active (medium-speed) mode cleared SLEEP instruction input pin. Clearing SLEEP instruction
transition standby mode takes place SLEEP instruction executed while SSBY SYSCR1 LSON SYSCR1 cleared TMA3 cleared system goes watch mode SSBY SYSCR1 TMA3 when SLEEP instruction executed. Sleep mode entered both SSBY LSON cleared when SLEEP instruction executed. Direct transfer active (high-speed) mode subactive mode also possible. 5.8, Direct Transfer, below details. Clearing
When goes low, enters reset state active (medium-speed) mode cleared. 5.7.3 Operating Frequency Active (medium-speed) Mode active (medium-speed) mode, clocked frequency active (high-speed) mode.
Direct Transfer
5.8.1 Direct Transfer Overview execute programs three modes: active (high-speed) mode, active (medium-speed) mode, subactive mode. direct transfer transition among these three modes without stopping program execution. direct transfer made executing SLEEP instruction while DTON SYSCR2 After mode transition, direct transfer interrupt exception handling starts. direct transfer interrupt disabled interrupt enable register (IENR2), transition made instead sleep mode watch mode. Note that direct transition attempted while sleep mode watch mode will entered, will impossible clear resulting mode means interrupt. Direct transfer from active (high-speed) mode active (medium-speed) mode
When SLEEP instruction executed active (high-speed) mode while SSBY LSON bits SYSCR1 cleared MSON SYSCR2 DTON SYSCR2 transition made active (medium-speed) mode sleep mode. Direct transfer from active (medium-speed) mode active (high-speed) mode
When SLEEP instruction executed active (medium-speed) mode while SSBY LSON bits SYSCR1 cleared MSON SYSCR2 cleared DTON SYSCR2 transition made active (high-speed) mode sleep mode. Direct transfer from active (high-speed) mode subactive mode
When SLEEP instruction executed active (high-speed) mode while SSBY LSON bits SYSCR1 DTON SYSCR2 TMA3 transition made subactive mode watch mode. Direct transfer from subactive mode active (high-speed) mode
When SLEEP instruction executed subactive mode while SSBY SYSCR1 LSON SYSCR1 cleared MSON SYSCR2 cleared DTON SYSCR2 TMA3 transition made directly active (high-speed) mode watch mode after waiting time SYSCR1 bits STS2 STS0 elapsed.
Direct transfer from active (medium-speed) mode subactive mode
When SLEEP instruction executed active (medium-speed) while SSBY LSON bits SYSCR1 DTON SYSCR2 TMA3 transition made subactive mode watch mode. Direct transfer from subactive mode active (medium-speed) mode
When SLEEP instruction executed subactive mode while SSBY SYSCR1 LSON SYSCR1 cleared MSON SYSCR2 DTON SYSCR2 TMA3 transition made directly active (medium-speed) mode watch mode after waiting time SYSCR1 bits STS2 STS0 elapsed. 5.8.2 Calculation Direct Transfer Time before Transition Time required before direct transfer from active (high-speed) mode active (medium-speed) mode
direct transfer made from active (high-speed) mode active (medium-speed) mode when SLEEP instruction executed active (high-speed) mode while SSBY LSON bits SYSCR1 cleared MSON SYSCR2 DTON SYSCR2 direct transfer time, that time from SLEEP instruction execution interrupt exception handling completion calculated expression below. Direct transfer time (number states SLEEP instruction execution number states internal processing) tcyc before transition number states interrupt exception handling execution tcyc after transition Example: Direct transfer time H8/3834U Series 2tosc 16tosc tosc Notation: tosc: clock cycle time tcyc: System clock cycle time Time required before direct transfer from active (medium-speed) mode active (high-speed) mode
direct transfer made from active (medium-speed) mode active (high-speed) mode when SLEEP instruction executed active (medium-speed) mode while SSBY LSON bits SYSCR1 cleared MSON SYSCR2 cleared DTON SYSCR2 direct transfer time, that time from SLEEP instruction execution interrupt exception handling completion calculated expression below.
Direct transfer time (number states SLEEP instruction execution number states internal processing) tcyc before transition number states interrupt exception handling execution tcyc after transition Example: Direct transfer time H8/3834U Series 16tosc 2tosc tosc Notation: tosc: clock cycle time tcyc: System clock cycle time Time required before direct transfer from subactive mode active (high-speed) mode
direct transfer made from subactive mode active (high-speed) mode when SLEEP instruction executed subactive mode while SSBY SYSCR1 LSON SYSCR1 cleared MSON SYSCR2 cleared DTON SYSCR2 TMA3 direct transfer time, that time from SLEEP instruction execution interrupt exception handling completion calculated expression below. Direct transfer time (number states SLEEP instruction execution number states internal processing) tsubcyc before transition (wait time designated STS2 STS0 bits number states interrupt exception handling execution) tcyc after transition Example: Direct transfer time H8/3834U Series (when clock frequency wait time 8192 states) (8192 2tosc 24tw 16412tosc Notation: tosc: clock cycle time Watch clock cycle time tcyc: System clock cycle time tsubcyc: Subclock (SUB) cycle time Time required before direct transfer from subactive mode active (medium-speed) mode
direct transfer made from subactive mode active (medium-speed) mode when SLEEP instruction executed subactive mode while SSBY SYSCR1 LSON SYSCR1 cleared MSON DTON bits SYSCR2 TMA3 direct transfer time, that time from SLEEP instruction execution interrupt exception handling completion calculated expression below. Direct transfer time (number states SLEEP instruction execution number states internal processing) tsubcyc before transition (wait time designated
STS2 STS0 bits number states interrupt exception handling execution) tcyc after transition Example: Direct transfer time H8/3834U Series (when clock frequency wait time 8192 states) (8192 16tosc 24tw 131296tosc Notation: tosc: clock cycle time Watch clock cycle time tcyc: System clock cycle time tsubcyc: Subclock (SUB) cycle time
Section
Overview
H8/3833U kbytes on-chip ROM, while H8/3834U kbytes, H8/3835U kbytes, H8/3836U kbytes, H8/3837U kbytes. connected 16-bit data bus, allowing high-speed 2-state access both byte data word data. ZTATversions H8/3834U H8/3837U each have kbytes kbytes PROM. 6.1.1 Block Diagram Figure shows block diagram on-chip ROM.
Internal data (upper bits)
Internal data (lower bits)
H'0000 H'0002
H'0000 H'0002
H'0001 H'0003
On-chip H'7FFE H'7FFE Even-numbered address H'7FFF Odd-numbered address
Figure Block Diagram (H8/3834U)
H8/3834U PROM Mode
6.2.1 Setting PROM Mode on-chip PROM, setting chip PROM mode stops operation microcontroller allows PROM programmed same standard HN27C256 EPROM. Table shows chip PROM mode. Table Setting PROM Mode
Name TEST PB4/AN4 PB5/AN5 PB6/AN6 High level Setting High level level
6.2.2 Socket Adapter Arrangement Memory standard PROM programmer used program PROM. socket adapter required conversion pins, listed table 6-2. Figure shows pin-to-pin wiring socket adapter. Figure shows memory map. Table Socket Adapter
Packag
Other recent searches
zh800 - zh800 zh800 Datasheet
ZH800 - ZH800 ZH800 Datasheet
RS-232C - RS-232C RS-232C Datasheet
MO229 - MO229 MO229 Datasheet
MMA3201D - MMA3201D MMA3201D Datasheet
IDT70V9099L - IDT70V9099L IDT70V9099L Datasheet
HPND-4005 - HPND-4005 HPND-4005 Datasheet
2SK2003-01MR - 2SK2003-01MR 2SK2003-01MR Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
