MONOLITHIC TRIPLE FIXED DELAY LINE (SERIES 3D7323) All-silicon, l

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

MONOLITHIC TRIPLE FIXED DELAY LINE (SERIES 3D7323) All-silicon, l

Datasheet Thumbnail

Top Searches for this datasheet

3D7323
MONOLITHIC TRIPLE FIXED DELAY LINE (SERIES 3D7323)
All-silicon, low-power CMOS technology TTL/CMOS compatible inputs outputs Vapor phase, wave solderable ground bounce noise Leading- trailing-edge accuracy Delay range: through 6000ns Delay tolerance: 1.0ns Temperature stability: (-40C 85C) stability: typical (4.75V 5.25V) Minimum input pulse width: total delay
PACKAGES
3D7323Z SOIC (150 Mil) mechanical dimensions, click here. package marking details, click here.
FUNCTIONAL DESCRIPTION
3D7323 Triple Delay Line product family consists fixed-delay CMOS integrated circuits. Each package contains three matched, independent delay lines. Delay values range from through 6000ns. input reproduced output without inversion, shifted time user-specified dash number. 3D7323 TTL- CMOS-compatible, capable driving 74LS-type loads, features both rising- falling-edge accuracy. all-CMOS 3D7323 integrated circuit been designed reliable, economic alternative hybrid fixed delay lines. offered space saving surface mount 8-pin SOIC.
DESCRIPTIONS
Delay Line Input Delay Line Input Delay Line Input Delay Line Output Delay Line Output Delay Line Output Volts Ground Connection
TABLE PART NUMBER SPECIFICATIONS
PART NUMBER DELAY LINE (ns) 10.0 1000 2000 5000 6000 Operating Frequency 55.5 41.6 33.3 22.2 16.7 13.3 11.1 8.33 6.67 3.33 1.67 0.67 0.33 0.17 0.07 0.05 INPUT RESTRICTIONS Absolute Operating Oper. Freq. Pulse Width 125.0 111.0 12.0 100.0 15.0 100.0 22.5 100.0 30.0 83.3 37.5 71.4 45.0 62.5 60.0 50.0 75.0 25.0 150.0 12.5 300.0 5.00 750.0 2.50 1500.0 1.25 3000.0 0.50 7500.0 0.42 9000.0 Absolute Oper. P.W. 10.0 20.0 40.0 100.0 200.0 400.0 1000.0 1200.0
3D7323Z-6 3D7323Z-8 3D7323Z-10 3D7323Z-15 3D7323Z-20 3D7323Z-25 3D7323Z-30 3D7323Z-40 3D7323Z-50 3D7323Z-100 3D7323Z-200 3D7323Z-500 3D7323Z-1000 3D7323Z-2000 3D7323Z-5000 3D7323Z-6000
NOTE: delay between 6000 shown also available.
2007 Data Delay Devices
#06015
6/25/2007
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7323
APPLICATION NOTES
OPERATIONAL DESCRIPTION
3D7323 triple delay line architecture shown Figure individual delay lines composed number delay cells connected series. Each delay line produces output replica signal present input, shifted time. delay lines matched share same compensation signals, which minimizes line-to-line delay deviations over temperature supply voltage variations. guarantee Table delay accuracy input frequencies higher than Maximum Operating Frequency, 3D7323 must tested user operating frequency. Therefore, facilitate production device identification, part number will include custom reference designator identifying intended frequency operation. programmed delay accuracy device guaranteed, therefore, only user specified input frequency. Small input frequency variation about selected frequency will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted.
INPUT SIGNAL CHARACTERISTICS
Frequency and/or Pulse Width (high low) operation adversely impact specified delay accuracy particular device. reasons dependency output delay accuracy input signal characteristics varied complex. Therefore Maximum Absolute Maximum operating input frequency Minimum Absolute Minimum operating pulse width have been specified.
OPERATING PULSE WIDTH
Absolute Minimum Operating Pulse Width (high low) specification, tabulated Table determines smallest Pulse Width delay line input signal that reproduced, shifted time device output, with acceptable pulse width distortion. Minimum Operating Pulse Width (high low) specification determines smallest Pulse Width delay line input signal which output delay accuracy tabulated Table guaranteed. guarantee Table delay accuracy input pulse width smaller than Minimum Operating Pulse Width, 3D7323 must tested user operating pulse width. Therefore, facilitate production device identification, part number will include
OPERATING FREQUENCY
Absolute Maximum Operating Frequency specification, tabulated Table determines highest frequency delay line input signal that reproduced, shifted time device output, with acceptable duty cycle distortion. Maximum Operating Frequency specification determines highest frequency delay line input signal which output delay accuracy guaranteed.
Temp Compensation
Delay Line
Delay Line
Delay Line
Figure 3D7323 Functional Diagram
#06015
6/25/2007
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
3D7323
APPLICATION NOTES (CONT'D)
custom reference designator identifying intended frequency duty cycle operation. programmed delay accuracy device guaranteed, therefore, only user specified input characteristics. Small input pulse width variation about selected pulse width will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted. circuitry minimize delay variations induced fluctuations power supply and/or temperature. thermal coefficient reduced PPM/C, which equivalent variation over -40C operating range, from room-temperature delay settings and/or 1.0ns, whichever greater. power supply coefficient reduced, over 4.75V 5.25V operating range, delay settings nominal 5.0VDC power supply and/or 2.0ns, whichever greater. essential that power supply adequately bypassed filtered. addition, power should impedance construction possible. Power planes preferred.
POWER SUPPLY TEMPERATURE CONSIDERATIONS
delay CMOS integrated circuits strongly dependent power supply temperature. monolithic 3D7323 programmable delay line utilizes novel innovative compensation
DEVICE SPECIFICATIONS
TABLE ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage Input Voltage Input Current Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -0.3 -0.3 -1.0 VDD+0.3 UNITS NOTES
TABLE ELECTRICAL CHARACTERISTICS
(-40C 85C, 4.75V 5.25V) PARAMETER Static Supply Current* High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current High Level Output Current Level Output Current Output Rise Fall Time SYMBOL -4.0 UNITS NOTES
4.75V 2.4V 4.75V 0.4V
*IDD(Dynamic) where: Average capacitance load/line (pf) Input frequency (GHz)
Input Capacitance typical Output Load Capacitance (CLD)
#06015
6/25/2007
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7323
SILICON DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: 25oC Supply Voltage (Vcc): 5.0V 0.1V Input Pulse: High 3.0V 0.1V 0.0V 0.1V Source Impedance: Max. Rise/Fall Time: Max. (measured between 0.6V 2.4V Pulse Width: PWIN 1.25 Total Delay Period: PERIN Total Delay OUTPUT: Rload: Cload: Threshold: 1.5V (Rising Falling)
Device Under Test
Digital Scope
NOTE: above conditions test only restrict operation device.
COMPUTER SYSTEM
PRINTER
PULSE GENERATOR TRIG DEVICE UNDER TEST (DUT) OUT1 OUT2 OUT3 TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER
Figure Test Setup
PERIN tRISE INPUT SIGNAL
2.4V 1.5V 0.6V
tFALL
2.4V 1.5V 0.6V
tPHL
tPLH OUTPUT SIGNAL
1.5V
1.5V
Figure Timing Diagram
#06015
6/25/2007
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com

MONOLITHIC TRIPLE FIXED DELAY LINE (SERIES 3D7323) All-silicon, l

Top Searches for this datasheet

Other recent searches