Spread-Compatible Skew Zero Delay Buffer Frequency Range 10MHz Ou

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Spread-Compatible Skew Zero Delay Buffer Frequency Range 10MHz Ou

Datasheet Thumbnail

Top Searches for this datasheet

PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
Frequency Range 10MHz Output Options: outputs PL123S-05 outputs PL123S-09 Zero input output delay Optional Drive Strength: Standard (8mA) PL123S-05/-09 High (12mA) PL123S-05H/-09H 3.3V, ±10% operation Available Commercial Industrial temperature ranges Available 16-Pin SOP, SSOP TSSOP (PL123S-09), 8-Pin (PL123S-05) packages Spread-compatible with spread-spectrum modulation clock inputs
DESCRIPTION
PL123S-05/-09 (-05H/-09H High Drive) high performance, skew, jitter zero delay buffers designed distribute high speed clocks. They have (PL123S-05) (PL123S-09) low-skew output banks, outputs each, that synchronized with input. PL123S-09 allows control banks outputs using inputs shown Selector Definition table page synchronization established CLKOUT feed back input PLL. Since skew between input output less than ±100ps, device acts zero delay buffer. input output propagation delay advanced delayed adjusting load CLKOUT pin. These parts intended input-tolerant applications.
BLOCK DIAGRAM
PL123S-05
CLKOUT CLKA1
CLKA2 CLKA1
CLKOUT CLKA4 CLKA3
Bank
CLKA2 CLKA3 CLKA4 CLKB1
CLKA1 CLKA2
CLKOUT CLKA4 CLKA3 CLKB4 CLKB3
PL123S-09
Bank
Selector Inputs
(PL123S-09 Only)
CLKB2 CLKB3 CLKB4
CLKB1 CLKB2
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
DESCRIPTIONS
Name CLKA1 CLKA2 CLKB1 CLKB2 CLKB3 CLKB4 CLKA3 CLKA4 CLKOUT PL123S-09 TSSOP-16L, SOP-16L, SSOP-16L 4,13 5,12 PL123S-05 SOP-8L Type Description Input reference frequency. Buffered clock output, Bank Buffered clock output, Bank connection connection Buffered clock output, Bank Buffered clock output, Bank Selector input Selector input Buffered clock output, Bank Buffered clock output, Bank Buffered clock output, Bank Buffered clock output, Bank Buffered clock output. Internal feedback this pin.
Notes: Weak pull-down. Weak pull-down outputs. Weak Pull-Up
SELECTOR DEFINITION PL123S-09
CLOCK A1-A4 (Bank Three-state Driven Driven Driven CLOCK B1-B4 (Bank Three-state Three-state Driven Driven CLKOUT Driven Driven Driven Driven Output Source Reference Shutdown
INPUT OUTPUT SKEW CONTROL
PL123S-05/-09 will achieve Zero Delay from input output when outputs loaded equally. Adjustments input/output delay made adding additional loading CLKOUT pin. Please contact PhaseLink more information.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
SPREAD COMPATIBLE
Many products today utilize spread-spectrum modulation clocking reduce electromagnetic interference (EMI) pass regulations. This product designed pass spread-spectrum input clock modulation frequencies output. When buffer designed pass spread spectrum, there will exist significant tracking jitter between input output clocks, which result problems with system timing synchronization.
LAYOUT RECOMMENDATIONS
following guidelines assist with performance optimized design:
Signal Integrity Termination Considerations
Keep traces short! Trace Inductor. With capacitive load this equals ringing! Long trace Transmission Line. Without proper termination this will cause reflections looks like ringing Design long traces "striplines" "microstrips" with defined impedance. Match trace side avoid reflections bouncing back forth.
Decoupling Power Supply Considerations
Place decoupling capacitors close possible pin(s) limit noise from power supply Addition ferrite bead series with help prevent noise from other board sources Value decoupling capacitor frequency dependant. Typical values 0.1F designs using frequencies 50MHz 0.01F designs using frequencies 50MHz.
Typical CMOS termination Place Series Resistor close possible CMOS output CMOS Output Buffer
Typical buffer impedance line
CMOS Input
Series Resistor
value match output buffer impedance trace. Typical value
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
ABSOLUTE MAXIMUM CONDITIONS
Supply Voltage Ground Potential -0.5V 4.6V Input Voltage 0.5V 4.6V Storage Temperature -65°C 150°C OPERATING CONDITIONS
Parameter Description Min. Max. Unit
Junction Temperature. 150°C Static Discharge Voltage (per MIL-STD-883, Method 3015).> 2000V
Supply Voltage Commercial Operating Temperature (ambient temperature) Industrial Operating Temperature (ambient temperature) Load Capacitance, below Load Capacitance, above Input Capacitance Power-up time reach minimum specified voltage (power ramps must monotonic)
0.05
LECTRICAL CHARACTERISTICS
Parameter Description Test Conditions Min. Max. Unit
mode)
Input Voltage Input HIGH Voltage Input Current Input HIGH Current Output Voltage[4] Output HIGH Voltage[4] Power Down Supply Current Supply Current (Unloaded Outputs) MHz, Commercial Temp. MHz, Industrial Temp. 66.67MHz with unloaded outputs Commercial Temp. 66.67MHz with unloaded outputs Industrial Temp.
50.0 100.0 12.0 25.0 32.0 35.0
Notes: Parameter guaranteed design characterization. 100% tested production.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
SWITCHING CHARACTERISTICS Parameter Name Output Frequency Duty Cycle Duty Cycle LOCK Rise Time Fall Time
Test Conditions 30-pF load 10-pF load Measured 1.4V, 66.67MHz Measured 1.4V, <50MHz Measured between 0.8V 2.0V (High Drive) Measured between 0.8V 2.0V Measured between 0.8V 2.0V (High Drive) Measured between 0.8V 2.0V outputs equally loaded Measured VDD/2 Measured VDD/2. Measured bypass mode, PL123S-09 only. Measured VDD/2 CLKOUT Measured between 0.8V 2.0V using Test Circuit Measured 66.67 MHz, loaded outputs Stable power supply, valid clock presented
Min. 40.0 45.0
Typ. 50.0 50.0
Max. 60.0 55.0 2.50 1.50 2.50 1.50 ±350
Unit V/ns
Rise Time
Fall Time
Output Output Skew Delay, Rising Edge CLKOUT Rising Edge Delay, Rising Edge CLKOUT Rising Edge Device Device Skew Output Slew Rate Cycle Cycle Jitter Lock Time
Notes: parameters specified with loaded outputs.
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
SWITCHING WAVEFORMS
Duty Cycle Timing
1.4V
1.4V
Outputs Rise/Fall Time OUTPUT
2.0V 0.8V
2.0V 0.8V
3.3V
Output-Output Skew OUTPUT 1.4V
OUTPUT
1.4V
Input-Output Propagation Delay INPUT VDD/2
OUTPUT
VDD/2
Device-Device Skew CLKOUT, Device VDD/2
CLKOUT, Device
VDD/2
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
TEST CIRCUITS
Test Circuit Test Circuit OUTPUTS
OUTPUTS
LOAD
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)
SOP-16L, SSOP-16L, TSSOP-16L
Symbol Min. Max. 1.35 1.75 0.10 0.25 0.33 0.51 0.19 0.25 9.80 10.00 3.80 4.00 5.80 6.20 0.40 1.27 1.27 SSOP Min. Max. 1.35 1.75 0.05 0.15 0.18 0.25 3.98 5.80 6.20 0.40 1.27 0.635 TSSOP Min. Max. 1.20 0.05 0.15 0.19 0.30 0.09 0.20 4.90 5.10 4.30 4.50 6.40 0.45 0.75 0.65
Symbol Dimension Min. Max. 1.35 1.75 0.10 0.25 1.25 1.50 0.33 0.53 0.19 0.27 4.80 5.00 3.80 4.00 5.80 6.20 0.40 0.89 1.27
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
ORDERING INFORMATION
part ordering, please contact Sales Department:
47745 Fremont Blvd., Fremont, 94538, Tel: (510) 492-05/-0990 Fax: (510) 492-05/-0991
PART NUMBER
order number this device combination following: Part number, Package type Operating temperature range
PL123-0x(H) Part Number H=High Drive None Standard Drive Package Type O=TSSOP S=SOP X=SSOP Part/Order Number PL123S-05SC PL123S-05SC-R PL123S-05HSC PL123S-05HSC-R PL123S-09OC PL123S-09OC-R PL123S-09HOC PL123S-09HOC-R PL123S-09SC PL123S-09SC-R PL123S-09HSC PL123S-09HSC-R PL123S-09XC PL123S-09XC-R PL123S-09HXC PL123S-09HXC-R None=Tubes R=Tape Reel None=Green (Lead-Free) Package A=not Green Package Temperature Range C=Commercial I=Industrial Marking Package Option Green (Lead-Free) Package P123S-05 8-Pin Tube P123S-05 8-Pin (Tape Reel) P123S-05H 8-Pin Tube P123S-05H 8-Pin (Tape Reel) P123S-09 16-Pin TSSOP Tube P123S-09 16-Pin TSSOP (Tape Reel) P123S-09H 16-Pin TSSOP Tube P123S-09H 16-Pin TSSOP (Tape Reel) P123S-09 16-Pin Tube P123S-09 16-Pin (Tape Reel) P123S-09H 16-Pin Tube P123S-09H 16-Pin (Tape Reel) P123S-09 16-Pin SSOP Tube P123S-09 16-Pin SSOP (Tape Reel) P123S-09H 16-Pin SSOP Tube P123S-09H 16-Pin SSOP (Tape Reel)
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page
PL123S-05/-09
Spread-Compatible Skew Zero Delay Buffer
(continued) PART NUMBER Part/Order Number PL123S-05SCA PL123S-05SCA-R PL123S-05HSCA PL123S-05HSCA-R PL123S-09OCA PL123S-09OCA-R PL123S-09HOCA PL123S-09HOCA-R PL123S-09SCA PL123S-09SCA-R PL123S-09HSCA PL123S-09HSCA-R PL123S-09XCA PL123S-09XCA-R PL123S-09HXCA PL123S-09HXCA-R Marking Package Option Green Package P123S-05 8-Pin Tube P123S-05 8-Pin (Tape Reel) P123S-05H 8-Pin Tube P123S-05H 8-Pin (Tape Reel) P123S-09 16-Pin TSSOP Tube P123S-09 16-Pin TSSOP (Tape Reel) P123S-09H 16-Pin TSSOP Tube P123S-09H 16-Pin TSSOP (Tape Reel) P123S-09 16-Pin Tube P123S-09 16-Pin (Tape Reel) P123S-09H 16-Pin Tube P123S-09H 16-Pin (Tape Reel) P123S-09 16-Pin SSOP Tube P123S-09 16-Pin SSOP (Tape Reel) P123S-09H 16-Pin SSOP Tube P123S-09H 16-Pin SSOP (Tape Reel)
PhaseLink Corporation, reserves right make changes products specifications, both time without notice. information furnished Phaselink believed accurate reliable. However, PhaseLink makes guarantee warranty concerning accuracy said information shall responsible loss damage whatever nature resulting from reliance upon this product. LIFE SUPPORT POLICY: PhaseLink's products authorized critical components life support devices systems without express written approval President PhaseLink Corporation.
Solder reflow profile available
47745 Fremont Blvd., Fremont, California 94538 (510) 492-0990 (510) 492-0991 www.phaselink.com 7/19/07 Page

Spread-Compatible Skew Zero Delay Buffer Frequency Range 10MHz Ou

Top Searches for this datasheet

Other recent searches