followings some features hardware software Special designed USB+PS/2 M

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

followings some features hardware software Special designed USB+PS/2 M

Datasheet Thumbnail

Top Searches for this datasheet

MDT13P02
followings some features hardware software Special designed USB+PS/2 Meet low-speed (1.5Mbps) spec Version Support device address endpoints Working with Agilent ADNS-2610, ADNS-2620, ADNS-2051, ADNS-5020 PixArt PAN101B, PAN3101 optical mouse sensor Fully CMOS static design 8-bit data chip EPROM size: words Internal size: bytes single word instructions 14-bit instructions 8-level stacks Operating voltage: 5.25 External oscillator frequency: 6-MHz/18-MHz/24-MHz Internal operation frequency: 12-MHz Addressing modes include direct, indirect relative addressing modes Power-on Reset Power edge-detector Reset Sleep Mode power saving interrupt sources: -TMR0 timer -USB Endpoint -USB Endpoint -USB Endpoint TMR0: 8-bit timer types oscillator selected programming option: XTALStandard crystal oscillator HFXTHigh frequency crystal oscillator On-chip oscillator based Watchdog Timer (WDT) pins with their independent direction control
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Assignment
PB5/CLKO PB6/SCLK PB7/SDIO PA0/L PA1/M PA2/PWRC PA3/R OSC1 PB4/Z2 PB3/Z1 PB2/PD PB1/K5 PB0/K4 PA5/DP/CLK PA4/DM/DATA OSC2 PB5/CLKO PB6/SCLK PB7/SDIO PA0/L PA1/M PA2/PWRC PA3/R OSC1 PB4/Z2 PB3/Z1 PB2/PD PB1/K5 PB0/K4 PA5/DP/CLK PA4/DM/DATA OSC2
PB6/SCLK PB7/SDIO PA0/L PA1/M PA2/PWRC PA3/R OSC1
PB4/Z2 PB3/Z1 PB1/K5 PB0/K4 PA5/DP/CLK PA4/DM/DATA OSC2
Function Description
Name PB0/K4 PB1/K5 PB2/PD Function Description Port 0/Button 4/Optional internal pull-up resistor Port 1/Button 5/Optional internal pull-up resistor Port 2/PD signal photo sensor/Optional internal pull-up resistor PB3/Z1 Port 3/Input axis/Optional internal pull-down resistor mode PB4/Z2 Port 4/Input axis/Optional internal pull-down resistor PB5/CLKO Port 5/Oscillation clock output photo sensor/Optional internal pull-up resistor PB6/SCLK Port 6/Serial clock Agilent sensor/Optional internal pull-up resistor This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Name PB7/SDIO Function Description Port 7/Serial data from Agilent sensor/Optional internal pull-up resistor PA0/L PA1/M PA2/PWR_C PA3/R PA4/DM/DATA Port 0/Left button input/Internal pull-up resistor Port 1/Middle button input/Internal pull-up resistor Port 2/Power control/Internal Pull-up/Open drain output Port 3/Right button input/Internal pull-up resistor PS/2 data mode need 7.5K pull-up resistor PA5/DP/CLK PS/2 clock Port mode internal 7.5K pull-up resistor OSC1 OSC2 Port 6/Internal Pull-up Port 7/Internal Pull-up Oscillator Input Oscillator Output Power supply Ground
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Memory
Register
Address BANK0 30~67 68~6F 70~77 78~7F BANK1 OPTION CPIOA CPIOB
Description
Indirect Addressing Register TMR0 STATUS0 Port Port PCHLAT INTCON0 EP2TXC EP0TXC EP1TXC USBDA USBSCR EP0RXS INTCON1 STATUS1 General purpose register FIFO ENDPOINT2 FIFO ENDPOINT0 FIFO ENDPOINT1
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
(Indirect Address Register): Addressing this location will content address data memory (not physical register) TMR0: (Program Counter): R02, STATUS (Status register): Symbol Carry Half Carry Zero Power down timer overflow Register Bank select 00h~7Fh (Bank0) 80h~FFh (Bank1) -General purpose Function
(Memory Bank Select Register): Memory Bank Select Register: 00h~7Fh (Bank0) 80h~FFh (Bank1)
Indirect Addressing Mode PORT PA7~PA0, PORTA data register PORT PB7~PB0, PORTB data register PCHLAT: Write buffer upper bits Program counter
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
INTCON0 (Interrupt Status Register):
Symbol -T0IF -T0IE Read when TMR0 overflows Read Disable TMR0 interrupt Enable TMR0 interrupt
Function
-GIS
Read Disable global interrupt Enable global interrupt
(10) OPTION: Symbol -/RBPU Prescaler rate Prescaler rate Prescaler rate Prescaler assignment Read Enable pull-up pull-down resistors PORTB Disable pull-up pull-down resistors PORTB (11) CPIOA: PORTA data direction register Output mode/1: Input mode (12) CPIOB: PORTB data direction register Output mode/1: Input mode Function
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
FUNCTION REGISTERS (13) EP2TXC: Endpoint transmit configuration
Symbol COUNT0 COUNT1 COUNT2 COUNT3 EP2EN STALL DATA INEN
Function number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet Enable Endpoint Stall bit, cleared when SETUP packet received must select DATA packet toggle state This cleared when packet received
(14) EP0TXC: Endpoint transmit configuration
Symbol COUNT0 COUNT1 COUNT2 COUNT3
Function number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet received DATA packet error occurred during SETUP data phase
STALL DATA INEN
Stall bit, cleared when SETUP packet received must select DATA packet toggle state This cleared when SETUP packet received
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
(15) EP1TXC: Endpoint transmit configuration
Symbol COUNT0 COUNT1 COUNT2 COUNT3 EP1EN STALL DATA INEN
Function number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet number data bytes transmitted during packet Enable Endpoint Stall bit, cleared when SETUP packet received must select DATA packet toggle state This cleared when packet received
(16) USBDA: device address
Symbol ADR6~0
Function This device address register Read
(17) USBSCR: status control
Symbol BUSACT
Function BUSACT activity signal detected. user porgram should check clear this periodically detect loss activity. Writing this clear Writing this
Force
forcing Force HIGH, Low)
Force
forcing Force Low, High)
STAOUTS Disable control read transfer Enable control read transfer
ENOUTS
Disable control writer transfer Enable control writer transfer
Read
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
(18) EP0RXS: Endpoint receive status
Symbol SETUP DATA COUNT0 COUNT1 COUNT2 COUNT3
Function when SETUP packet received when packet received when packet received DATA Toggle status number bytes received DATA packet number bytes received DATA packet number bytes received DATA packet number bytes received DATA packet
(19) INTCON1: Interrupt control register1
Symbol EP0IF EP1IF EP2IF -EP0IE EP1IE EP2IE -Endpoin interrupt flag Endpoin interrupt flag Endpoin interrupt flag Read
Function
Endpoint interrupt enable bit, Disable/1: Enable Endpoint interrupt enable bit, Disable/1: Enable Endpoint interrupt enable bit, Disable/1: Enable Read
(20) STATUS1: Status register1
Symbol PS2CLK
Function pull-up, Disable/1: Enable
PB5/CLKO PB5/1: CLKO USBPS2 mode/1: mode
SUSPEND Normal mode/1: Sleep mode USBR -Power reset reset Read
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Program Memory Address 000-9FF Program memory Reset vector Interrupt vector Description
SPECIAL FUNTION REGISTER SUMMARY
Other reset 0000 0000 uuuu uuuu 0000 0000 quuu uuuu uuuu uuuu uuuu uuuu uuuu 0000
Addr
Name
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
0000 0000 xxxx xxxx 0000 0000
Addressing this location will content address data memory Timer0 registe
TMR0
STATU
Program counter's byte
1xxx xxxx xxxx
Indirect data memory address register
PORTA
xxxx xxxx xxxx xxxx -0000
PORTB
INTCON EP2TX EP0TX EP1TX USBDA
PCH3
PCH2
PCH1
PCH0
DATA1/ DATA1/ DATA1/ ADR6
T0IE
T0IF COUNT COUNT COUNT COUNT
0-0- 0-0- -0-0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
INEN
STALL EN2EN
INEN
STALL
COUNT COUNT COUNT COUNT
INEN
STALL EP1EN
COUNT COUNT COUNT COUNT ADR3 ADR2 ADR1 ADR0
ADR5
ADR4
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Addr Name USBSC Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0000 0000 0000 -000 -000 0100 1-1111 1111 1111 1111 1111 Other reset 0000 0000 0000 -000 -000 0uuu 1-1111 uuuu uuuu uuuu uuuu
ENOUT STAOU FORCE FORCE BUSAC SETUP
EP0RX COUNT COUNT COUNT COUNT DATA1/ INTCON STATU OPTION /RBPU EP2IE EP1IE EP0IE
EP2IF
EP1IF
EP0IF
USBR
SUSPE USB/PS PB5/CL
CPIOA
CPIOA CPIOA CPIOA CPIOA CPIOA CPIOA CPIOA CPIOA
CPIOB
CPIOB CPIOB CPIOB CPIOB CPIOB CPIOB CPIOB CPIOB
Note: u=unchanged, x=unknown, -=unimplemented, read q=value depends condition following table
STATUS0 BITS THEIR SIGNIFICANCE Condition Power reset reset wake_up reset durning normal operation Interrupt wake_up from sleep
RESET CONDITON SPECIAL REGISTER Condition Power reset reset durning normal operation reset wake_up Interrupt wake_up from sleep Porgram counter Status0 register 000h 000h 000h PC+1 PC+1 1xxx uuuu 1uuu 0uuu uuu1 0uuu
x=unknown, u=unchanged, q=value depends condtion, -=unimplemented,read This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Instruction
Instruction Code 010000 00000000 010000 00000001 010000 00000010 010000 00000011 010000 00000100 010000 00000rrr 010001 1rrrrrrr 011000 trrrrrrr 111010 iiiiiiii 010111 trrrrrrr 011001 trrrrrrr 011010 trrrrrrr 011011 trrrrrrr 011100 trrrrrrr 011101 trrrrrrr 011110 trrrrrrr 010010 trrrrrrr 110100 iiiiiiii 010011 trrrrrrr 110101 iiiiiiii 010100 trrrrrrr 110110 iiiiiiii 011111 trrrrrrr 010110 trrrrrrr 010101 trrrrrrr 010000 1xxxxxxx 010001 0rrrrrrr 0000bb brrrrrrr 0010bb brrrrrrr 0001bb brrrrrrr 0011bb brrrrrrr Mnemonic Operands CLRWT SLEEP TMODE CPIO STWR LDWI SWAPR INCR INCRSZ ADDWR SUBWR DECR DECRSZ ANDWR ANDWI IORWR IORWI XORWR XORWI COMR CLRW CLRR operation Clear Watchdog timer Sleep mode Load TMODE register Return from subroutine Control port register Store register Load register Load immediate Swap halves register Increment register Increment register, skip zero register Subtract from register Decrement register Decrement register, skip zero register immediate Inclu. register Inclu. immediate Exclu. register Exclu. immediate Complement register Rotate right register Rotate left register Clear working register Clear register clear Test, skip clear Test, skip Function Operating None 0WT, stop WTMODE StackPC WCPIO [R(0~3) R(4~7)] (R+/W+1t) R(n) R(n-1), CR(7), R(0)C R(n)r(n+1), CR(0), R(7)C 0R(b) 1R(b) Skip R(b)=0 Skip R(b)=1 None None None None None None None None None None None None Status
BTSC BTSS
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
MDT13P02
Instruction Code 100nnn nnnnnnnn 101nnn nnnnnnnn 110111 iiiiiiii 110001 iiiiiiii 111000 iiiiiiii 010000 00001001 Note TMODE CPIO Inclu. Exclu. Working register Watchdog timer TMODE mode register Control port register Timer overflow flag Power loss flag Program Counter Oscillator Inclusive Exclusive Logic position Target Working register General register General register address Carry flag Half carry Zero flag Complement Don't care Immediate data bits Immediate address Mnemonic Operands LCALL LJUMP ADDWI RTWI Function Long CALL subroutine Long JUMP address immediate Return, place immediate Subtract from immediate Reture from interrupt Operating nPC, PC+1Stack W+iW StackPC,iW i-WW StackPC,1GIS Status None None C,HC,Z None C,HC,Z None
SUBWI RTFI
This specification subject changed without notice. latest information please preview http;//www.mdtic.com.tw
2007/8 Ver.
100K HLMP
2N3906
Application Circuit
ED80 Mechanical Scrolling Wheel
Note Remove installed. Install removed.
2N3906 7.5K
This specification subject changed without notice. latest information
HEADER USB_Mouse 0.1u 24MHz 2.2u CLKO SCLK SDIO D+/CLK PWRC D-/DATA OSC1 OSC2
please preview http;//www.mdtic.com.tw
24MHz
Remove Install Remove Install Install Install Remove Remove Install Remove
OSCI
4.7u
0.1u
OSCO
SDIO
REFA
ADNS-2610/2620
Option Table
Remove
Install
axis divided
Note Remove 3D/3Key mouse.
axis divided
Sensor position
normal
Sensor rotates degree clockwise
mouse
2007/8 Ver.
3D/3Key mouse
MDT13P02
3D/5Key mouse

followings some features hardware software Special designed USB+PS/2 M

Top Searches for this datasheet

Other recent searches