Product data Supersedes data 2001 2004 Product data 9-bit 18

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Product data Supersedes data 2001 2004 Product data 9-bit 18

Datasheet Thumbnail

Top Searches for this datasheet

HSTL16919 9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
Product data Supersedes data 2001 2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
FEATURES
Inputs meet JEDEC HSTL Std. JESD 8-6, outputs meet
Level specifications
CONFIGURATION
pull-up inputs classification testing done JEDEC Standard JESD22.
Protection exceeds 2000 method A114.
Latch-up testing done JEDEC Standard JESD78, which
exceeds
Packaged 48-pin plastic thin shrink small outline package
(TSSOP48)
DESCRIPTION
HSTL16919 9-bit 18-bit D-type latch designed 3.15 3.45 operation. inputs accept HSTL levels outputs provide LVTTL levels. HSTL16919 particularly suitable driving address banks memory. Each bank nine outputs controlled with latch-enable (LE) input. Each nine inputs tied inputs D-type latches that provide true data outputs. While outputs corresponding nine latches follow inputs. When taken HIGH, outputs latched levels inputs. HSTL16919 characterized operation from
VREF
SW00768
ORDERING INFORMATION
Tamb
Type number Package Name HSTL16919DGG TSSOP48 Description plastic thin shrink small outline package; leads; body width Version SOT362-1
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
DESCRIPTION
SYMBOL D[1:9] 1Q[1:9] Outputs 2Q[1:9] VREF Inputs FUNCTION
LOGIC DIAGRAM (positive logic)
VREF
Latch enable Reference voltage Supply voltage Ground
EIGHT OTHER CHANNELS
SW00906
FUNCTION TABLE
INPUTS OUTPUT
NOTE: Output level before indicated steady-state input conditions were established.
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
ABSOLUTE MAXIMUM RATINGS1
Over operating free-air temperature range (unless otherwise noted). SYMBOL Tstg PARAMETER Supply voltage range Input voltage range
CONDITIONS
RATING -0.5 +4.6 -0.5 +0.5 -0.5 +0.5
UNIT °C/W
Output voltage range Input clamp current
±100 +150
Output clamp current Continuous output current Continuous current through each Package thermal impedance Storage temperature range
NOTES: Stresses beyond those listed cause permanent damage device. These stress ratings only functional operation device these other conditions beyond those indicated under "recommended operating conditions" implied. Exposure absolute-maximum-rated conditions extended periods affect device reliability. input output negative-voltage ratings exceeded input output clamp-current ratings observed. This current flows only when output HIGH state VCC. package thermal impedance calculated accordance with JESD
RECOMMENDED OPERATING CONDITIONS1
LIMITS SYMBOL VREF Tamb Supply voltage Reference voltage Input voltage HIGH-level input voltage LOW-level input voltage HIGH-level input voltage LOW-level input voltage HIGH-level output current LOW-level output current Operating free-air temperature range inputs inputs inputs inputs PARAMETER 3.15 0.68 VREF VREF 0.75 3.45 VREF VREF UNIT
NOTE: unused inputs device must held ensure proper device operation.
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
ELECTRICAL CHARACTERISTICS
Over recommended operating free-air temperature range (unless otherwise noted). LIMITS SYMBOL HIGH-level output voltage LOW-level output voltage Control inputs Data inputs VREF Supply current Control inputs Data inputs Outputs PARAMETER TEST CONDITIONS 3.15 3.15 3.15 3.45 3.45 3.45 VREF 0.68 3.45 -1.2 -500 -500 UNIT
NOTE: typical values Tamb
TIMING REQUIREMENTS
Over recommended operating free-air temperature range (unless otherwise noted). SYMBOL tldr PARAMETER Pulse duration Setup time Hold time Data race condition time
TEST CONDITIONS (Figure before (Figure after (Figure after
0.15
UNIT
NOTE: This maximum time after switches that data input return latched state from opposite state without producing glitch output.
SWITCHING CHARACTERISTICS
Over recommended operating free-air temperature range; VREF 0.75 SYMBOL PARAMETER FROM (INPUT) Propagation delay (Figure (OUTPUT) 0.15 UNIT
SIMULTANEOUS SWITCHING CHARACTERISTICS
Over recommended operating free-air temperature range; VREF 0.75 SYMBOL PARAMETER FROM (INPUT) (OUTPUT) 0.15 UNIT
Propagation delay; outputs switching (Figure
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
VOLTAGE WAVEFORMS
INPUT VREF VREF 0.25
LOAD CIRCUIT
FROM OUTPUT UNDER TEST (see Note)
1.25
SW00770
SW00773
Figure Pulse duration
NOTE: includes probe capacitance. Figure Load circuit
1.25
VREF 0.25 1.25
DATA INPUT
VREF
VREF 0.25
SW00771
Figure Setup Hold times
1.25 INPUT (Note VREF tPLH VREF 0.25 tPHL OUTPUT
SW00772
Figure Propagation delay times NOTES: input pulses supplied generators having following characteristics: MHz, outputs measured time with transition measurement. tPHL tPLH same tpd.
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
TSSOP48: plastic thin shrink small outline package; leads; body width
SOT362-1
2004
Product data
9-bit 18-bit HSTL LVTTL memory address latch with kohm pull-up resistor
HSTL16919
REVISION HISTORY
Date 20040415 Description Product data (9397 13143). Supersedes data 2001 (9397 08587).
Page Logic diagram (positive logic) modified.
20010719 Product data (9397 08587). 853-2269 26745of July 2001.
Modifications:
Data sheet status
Level
Data sheet status
Objective data
Product status
Development
Definitions
This data sheet contains data from objective specification product development. Philips Semiconductors reserves right change specification manner without notice. This data sheet contains data from preliminary specification. Supplementary data will published later date. Philips Semiconductors reserves right change specification without notice, order improve design supply best possible product. This data sheet contains data from product specification. Philips Semiconductors reserves right make changes time order improve design, manufacturing supply. Relevant changes will communicated Customer Product/Process Change Notification (CPCN).
Preliminary data
Qualification
Product data
Production
Please consult most recently issued data sheet before initiating completing design. product status device(s) described this data sheet have changed since this data sheet published. latest information available Internet data sheets describing multiple type numbers, highest-level product status determines data sheet status.
Definitions
Short-form specification data short-form specification extracted from full data sheet with same type number title. detailed information relevant data sheet data handbook. Limiting values definition Limiting values given accordance with Absolute Maximum Rating System (IEC 60134). Stress above more limiting values cause permanent damage device. These stress ratings only operation device these other conditions above those given Characteristics sections specification implied. Exposure limiting values extended periods affect device reliability. Application information Applications that described herein these products illustrative purposes only. Philips Semiconductors make representation warranty that such applications will suitable specified without further testing modification.
Disclaimers
Life support These products designed life support appliances, devices, systems where malfunction these products reasonably expected result personal injury. Philips Semiconductors customers using selling these products such applications their risk agree fully indemnify Philips Semiconductors damages resulting from such application. Right make changes Philips Semiconductors reserves right make changes products-including circuits, standard cells, and/or software-described contained herein order improve design and/or performance. When product full production (status `Production'), relevant changes will communicated Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes responsibility liability these products, conveys license title under patent, copyright, mask work right these products, makes representations warranties that these products free from patent, copyright, mask work right infringement, unless otherwise specified.
Contact information
additional information please visit Fax: 24825
Koninklijke Philips Electronics N.V. 2004 rights reserved. Printed U.S.A. Date release: 04-04
sales offices addresses send e-mail
Document order number:
9397 13143
2004

Product data Supersedes data 2001 2004 Product data 9-bit 18

Top Searches for this datasheet

Other recent searches