The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Target Applications: Communications Digital Signal Processing Fam


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



ADPCM Megafunction
Target Applications:
Communications Digital Signal Processing Family: FLEX Vendor:
Features
Integrated Silicon Systems, Ltd. Chlorine Gardens Belfast, 5DL, Northern Ireland Tel. 1232-664-664 1232-669-664 E-mail Info@ISS-DSP.com http://www.ISS-DSP.com
Fully compliant with G.721, G.723, G.726, G.726a, G.727, G.727a CCITT standards Parameterized number duplex channels Supports both µ-law pulse code modulation (PCM) coding 2-bit coding rates Optimized FLEX® device architecture Supports full duplex channels, encode channels, decode channels Ideal variety applications Digital circuit multiplication equipment (DCME) overload voice channels DCME data modem signals Packetized speech systems
General Description
adaptive pulse code modulation (ADPCM) megafunction performs multi-channel duplex ADPCM coding telecommunications applications. Most applications G.726 standard overload channel communication, i.e., carrying voice data modem signals DCME, particularly modems operating excess 4,800 kbits second. Most applications G.727 standard converting Aand µ-law channels from variable-rate embedded ADPCM channels. primary megafunction G.727 G.726 standard packetized speech systems, operating accordance with packetized voice protocol (PVP). ADPCM megafunction, which optimized Altera® FLEX architecture, combines algorithm architecture research with performance implementation advantages FLEX family. ADPCM megafunction designed hierarchical manner enable high-quality implementation achieved lower-level blocks, such multipliers adders, carried through higher-level encoder decoder blocks. megafunction ensures that products incorporating ADPCM delivered market quickly efficiently, parameterized meet target application operating requirements. megafunction utilized multi-channel encoding, multi-channel decoding, multi-channel duplex coding. Figures
Figure ADPCM Encoder Block Diagram
Output Reconstructed Signal Calculator
Input
Input Format Conversion
Difference Signal Computation
Adaptive Quantizer
Inverse Adaptive Quantizer
Adaptive Predictor
Quantizer Scale Factor Adaptation
Adaption Speed Control
Tone Transition Detector
Altera Corporation
A-SB-008-01
ALTERA MEGAFUNCTION PARTNERS PROGRAM ALTERA MEGAFUNCTION PARTNERS PROGRAM
ADPCM Megafunction
Figure ADPCM Decoder Block Diagram
Input
Inverse Adaptive Quantizer
Reconstructed Signal Calculator
Output Format Conversion
Synchronous Coding Adjustment
Output
Adaptive Predictor
Quantizer Scale Factor Adaptation
Adaptation Speed Control
Tone Transition Detector
Coding Rates Standards
ADPCM megafunction supports:
four coding rates (5-, 2-bit), CCITT standards (G.721, G.723, G.726, G.726a, G.727, G.727a), both µ-law formats Single coding rates standards Multiple coding rates standards
When instantiating ADPCM megafunction, control bits used select desired coding rate. Depending coding rate selected, function less logic. Altera MAX+PLUS® software will automatically minimize design, removing unused logic. G.726 standard fixed ADPCM algorithm conversion from kbits second kbits second. algorithms G.727 standard quantize signal into core enhancement bits. core bits used precision while enhancement bits used reduce quantization noise reconstructed signal. core bits must reach decoder, enhancement bits discarded alleviate congestion. (The G.726a G.727a represent modifications standards.)
Performance Utilization
Table shows performance typical utilization ADPCM megafunction.
Table ADPCM Performance Utilization (for EPF10K100-3 device)
Function
16-channel ful-duplex ADPCM, covering CCITT Standards
Speed
5.12
Architecture
FLEX
Logic Cells
3,963
EABs
2610 Orchard Parkway Jose, 95134-2020 (408) 894-7000 http://www.altera.com
Copyright 1996 Altera Corporation. Altera, AMPP, MAX+PLUS, MAX+PLUS FLEX, FLEX trademarks and/or service marks Altera Corporation United States other countries. Other brands products trademarks their respective holders. specifications contained herein subject change without notice. Altera assumes responsibility liability arising application information, product, service described herein except expressly agreed writing Altera Corporation. Altera customers advised obtain latest version device specifications before relying published information before placing orders products services. rights reserved.
Altera Corporation

Other recent searches


XDUG14C4-A - XDUG14C4-A   XDUG14C4-A Datasheet
U74HC00 - U74HC00   U74HC00 Datasheet
TAS5611 - TAS5611   TAS5611 Datasheet
SYM53C1010R - SYM53C1010R   SYM53C1010R Datasheet
SYM53C1030 - SYM53C1030   SYM53C1030 Datasheet
KP-1608EC - KP-1608EC   KP-1608EC Datasheet
KP-1608SGC - KP-1608SGC   KP-1608SGC Datasheet
KP-1608YC - KP-1608YC   KP-1608YC Datasheet
ICS853111-02 - ICS853111-02   ICS853111-02 Datasheet
CRS03 - CRS03   CRS03 Datasheet
CDAC12 - CDAC12   CDAC12 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive