| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
Target Applications: Data Storage Retrieval Systems, Modulators,
Top Searches for this datasheetCompiler MegaCore Function Target Applications: Data Storage Retrieval Systems, Modulators, Demodulators, Digital PLLs Family: APEX20K, ACEXTM, FLEX® FLEX 8000, FLEX 6000 Ordering Code: PLSM-NCO Vendor: Features Innovation Drive Jose, 95134 http://www.altera.com Tel. (408) 544-7000 Optimized multiple device architectures (including APEX20K, ACEXTM, FLEX® 10K, FLEX 8000, FLEX 6000 devices) Multiple implementation architectures ROM-based implementation using device embedded array blocks (EABs), embedded system blocks (ESBs), external Coordinate rotation digital computer (CORDIC)-based implementation using logic, EABs, ESBs Variable width-frequency modulation input User-defined frequency resolution User-defined angular magnitude precision Dynamically generated MATLAB files Standard M-Files Simulink S-functions Clock cycle bit-accurate models Reference designs provided digital phase-locked loop (PLL), direct digital synthesis (DDS), quadrature amplitude modulation (QAM) quadrature phase shift keying (QPSK) modulator General Description Digital numerically controlled oscillators (NCOs) generate digital representation sine cosine waves. NCOs typically used building blocks digital signal processing systems such modulators, demodulators, digital PLLs, symbol recovery circuits. NCOs used generate carrier modulate signal onto carrier. Altera® digital signal processing (DSP) MegaCore® function provides solution integrating NCOs into digital communications system. Optimized APEX 20K, ACEX, FLEX 10K, FLEX 8000, FLEX 6000 devices, Compiler greatly enhances your productivity allowing focus efforts developing system's custom logic. Figure shows Compiler functional block diagram. Figure Compiler Functional Block Diagram Phase Increment Frequncy Modulation Output Phase Accumulator Waveform Generation Unit Sine Cosine External Memory (Optional) Altera Corporation A-SB-049-01 MegaCore Compiler MegaCore Function Functional Description Compiler MegaCore function consists phase accumulator that calculates value phase, waveform generation unit. Both width accumulator phase-increment data input accumulator effect frequency resolution output sine wave. version, phase accumulator output addresses containing data describing sinusoidal waveform. address width determines angular precision sinusoid generated waveform generation unit. Compiler supports both CORDIC architectures. Architecture containing sine/cosine wave large small. small architecture option, only first degrees sinusoidal waveform stored ROM. rest sine cosine cycle derived from first degrees. large architecture option, entire sine cosine waves held memories. CORDIC Architecture CORDIC algorithm calculates trigonomic functions such sine cosine. CORDIC-based function computes sine cosine input phase value iteratively shifting phase angle approximate cartesian coordinate values input angle. CORDIC iteration, coordinates angle represent cosine sine that angle. Architecture Tradeoffs ROM-based architecture permits flexible design implementation very high spectral purity resulting sinusoid. Increasing address width generates sinusoid higher purity spurios-free dynamic range (SFDR), require much memory given design. implementations best used applications that require higher frequency lower precision. block stores sine cosine values outputs every clock cycle, operating clock rates MHz. applications requiring high-precision waveforms, CORDIC architecture more area-efficient than equivalent implementation. CORDIC implementations, which sine cosine values created CORDIC algorithm, most effective applications that require lower frequency higher precision. CORDIC implementations very small block clock cycle every data (e.g., eight data bits require eight clock cycles calculate result). Performance Implementation Table provides performance statistics ROM-based functions. Table Function Performance Memory Type Large, internal Small, internal Small, internal Output Dual Dual Dual Accumulator Width Address Width Magnitude Precision Logic Cells EABs/ESBs Speed (MHz) 135.0 119.0 107.5 Altera Corporation Compiler MegaCore Function MegaWizard Plug-In Manager MegaWizard® Plug-In Manager, which within Quartusor MAX+PLUS® software standalone application, allows create modify design files that contain megafunction variations. customize Compiler function meet needs your application defining parameters within MegaWizard Plug-In Manager. Table highlights parameters Compiler function. Table Compiler Parameters Parameter Accumulator precision Angular precision Magnitude precision CORDIC architecture Modulation input Outputs Description Controls frequency resolution Determines address width waveform generation unit Selects width outputs Chooses implement internal EABs/ESBs logic Modulates sinusoid indicates frequency modulation input width Chooses sine both sine cosine MegaWizard Plug-In generates following files: AHDL Text Design File (.tdf), VHDL Design File (.vhd) Verilog Design File (.v), used instantiate function your design Symbol File (.sym), used instantiate function into schematic design MATLAB models simulate functionality Simulink models drag drop into your system design Verilog models used simulation other tools Obtaining Installing Compiler Function download Compiler other MegaCore functions from Altera site http://www.altera.com, obtain them from your local Altera representative. Generating Function create function using MegaWizard Plug-In, choose MegaWizard Plug-In Manager (File menu) Quartus MAX+PLUS software, start standalone version MegaWizard Plug-In Manager. When MegaWizard PlugIn Manager dialog opens, specify that want create custom megafunction. Select Compiler function from MegaCore drop-down list Available Megafunctions dialog box. learn more about Altera's Compiler, refer Compiler MegaCore Function User Guide. Innovation Drive Jose, 95134 (408) 544-7000 http://www.altera.com Copyright 2000 Altera Corporation. Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10K, MAX+PLUS, MAX+PLUS MegaCore, MegaWizard, Quartus trademarks and/or service marks Altera Corporation United States other countries. Other brands products trademarks their respective holders. specifications contained herein subject change without notice. Altera assumes responsibility liability arising application information, product, service described herein except expressly agreed writing Altera Corporation. Altera customers advised obtain latest version device specifications before relying published information before placing orders products services. rights reserved. Altera Corporation Other recent searchesSPLC2475A - SPLC2475A SPLC2475A Datasheet ML4900 - ML4900 ML4900 Datasheet LP12-1900 - LP12-1900 LP12-1900 Datasheet LM2423 - LM2423 LM2423 Datasheet CY7C1046CV33 - CY7C1046CV33 CY7C1046CV33 Datasheet BQFP100 - BQFP100 BQFP100 Datasheet VQFP100 - VQFP100 VQFP100 Datasheet PQFP100R - PQFP100R PQFP100R Datasheet PQFP80R - PQFP80R PQFP80R Datasheet AN1373 - AN1373 AN1373 Datasheet AD5426 - AD5426 AD5426 Datasheet AD5432 - AD5432 AD5432 Datasheet AD5443 - AD5443 AD5443 Datasheet
Privacy Policy | Disclaimer |