Advanced Triple Linear Power Controllers Functional Regulate

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Advanced Triple Linear Power Controllers Functional Regulate

Datasheet Thumbnail

Top Searches for this datasheet

APW6021A
Advanced Triple Linear Power Controllers
Functional
Regulated Voltages provided Microprocessor Core (1.3V 3.5V) (1.5V 3.3V) Memory (1.8V) (1.5V)
Applications
Motherboard Power Regulation Computers
General Description
APW6021A provides power control protection four output voltages high-performance, graphics intensive microprocessor computer applications. integrates voltage-mode controller three linear controllers, well monitoring protection functions into 28-pin SOIC package. synchronous-rectified buck converter includes Intel-compatible 5-input digital-toanalog converter (DAC)that adjusts core output voltage from 1.3VDC 2.05VDC 0.05V steps from 2.1VDC 3.5VDC 0.1V increments. precision reference voltage-mode control provide static regulation. TTL-compatible signal applied SELECT dictates which method control used power state results linear control 1.5V while high state transitions output through linearly controlled softstart 3.3V followed full enhancement external MOSFET pass input voltage. other linear regulators provide fixed output voltages 1.5V power 1.8V power North/South Bridge core and/or cache memory. These levels user-adjustable means external resistor divider pulling low. linear controllers employ either N-Channel MOSFETs bipolar NPNs pass transistor. APW6021A monitors output voltages. single Power Good signal issued when core within ±10% setting other outputs above their under-voltage levels. Additional builtin over-voltage protection core output uses lower MOSFET prevent output voltages above 115% setting. controller's overcurrent function monitors output current using voltage drop across upper MOSFET's rDS(ON)
Linear Controllers Drives with both MOSFET Bipolar Series Pass Transistors Fixed Externally Resistor-Adjustable Linear Outputs (FIX Pin) Voltage-Mode Control Fast Converter Transient Response High-Bandwidth Error Amplifier Full 100% Duty Ratio
Excellent Output Voltage Regulation Core Output: Over Temperature Other Outputs: Over Temperature
TTL-Compatible Microprocessor Core Output Voltage Selection Shutdown Feature Removed When Inputs High Wide Range 1.3VDC
Power-Good Output Voltage Monitor Over-Voltage Over-Current Fault Monitors Switching Regulator Does Require Extra Current Sensing Element, Uses Upper MOSFET's DS(ON)
Small Converter Size Constant Frequency Operation 200kHz Free-Running Oscillator; Programmable From 50kHz Over 1MHz
ANPEC reserves right make changes improve reliability manufacturability without notice, advise customers obtain latest version relevant information verify before placing orders. Copyright ANPEC Electronics Corp. Rev. Mar., 2001 www.anpec.com.tw
APW6021A
Description
DRIVE2 VID4 VID3 VID2 VID1 VID0 PGOOD VSEN2 SELECT FAULT/ VSEN4 UGATE PHASE LGATE PGND OCSET VSEN1 COMP VSEN3 DRIVE3 VAUX DRIVE4
Ordering Information
APW6021A
Handling Code Temp. Range Package Code Package Code Temp. Range Handling Code Tube
Tape Reel
Absolute Maximum Ratings
Symbol VBOOT -VPHASE TSTG Supply Voltage Boot Voltage Input Output Voltage Operating Ambient Temperature Range Junction Temperature Range Storage Temperature Range Soldering Temperature Parameter Rating -0.3 +0.3 +150 seconds Unit
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Thermal Characteristics
Symbol Parameter Thermal Resistance Free SOIC SOIC (with 3in2 Copper) Value Unit °C/W
Block Diagram
VSEN3 VAUX
Power-on Reset (POR)
VSEN1
OCSET
DRIVE3
DRIVE
VSEN
DRIVE2 VSEN2
SELECT
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
1.26V 0.75
1.10
VAUX
0.90
200µA
LINEAR UNDERVOLTAGE
PGOOD
1.15
DRIVER1
INHIBIT SOFT START FAULT LOGIC FAULT
UGATE INHIBIT
PHASE
GATE CONTROL
ERROR AMP1 0.75 DACOUT
COMP1 PWM1
1.5V 3.3v
OSCILLATOR
28µA 4.5V
CONVERTER (DAC)
SYNCH DRIVE
LGATE PGND
FAULT/
COMP
VID0 VID1 VID2 VID3 VID4
www.anpec.com.tw
APW6021A
Electrical Characteristics
(Recommended operating conditions, Unless otherwise noted) Refer Block Simplified Power System Diagrams, Typical Application Schematic
APW6021A Symbol Supply Current Nominal Supply Current UGATE, LGATE, DRIVE2, DRIVE3, DRIVE4 open Vocset=4.5V Vocset=4.5V Vocset=4.5V Vocset=4.5V 1.26 Open Open Parameter Test Conditions Min. Typ. Max.
Unit
Power-on Reset Rising Threshold Falling Threshold Rising VAUX Threshold VAUX Threshold Hysteresis Rising VOCSET Threshold Oscillator FOCS VOSC Free Running Frequency Ramp Amplitude VP-P 10.4
Bandgap Reference DAC(VID0-VID4) Input Voltage DAC(VID0-VID4) Input High Voltage DACOUT Voltage accuracy Bandgap Reference Voltage Bandgap Reference Tolerance Linear Regulators (OUT2, OUT3, OUT4) Regulation (All Linears) VREG2 VSEN2 Regulation Voltage VREG3 VSEN3 Regulation Voltage VREG4 VSEN4 Regulation Voltage Under-Voltage Level (VSEN/ VSEN Rising VRENUV VREG) Under-Voltage Hysteresis (VSEN/ VSEN Falling VREG) Output Drive Current (All Liners) VAUX-VDRIVE >0.6V Select 0.8V
-1.0 1.265 -2.5 +2.5 +1.0
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Electrical Characteristics Cont.
APW6021A Symbol Parameter Test Conditions Min. Typ. COMP=10pF VCC=12V, VUGATE VUGATE1-PHASE VCC=12V, VLGATE VLGATE= Max. Synchronous Controller Error Amplifier Gain GBWP Gain-Bandwidth Product Slew Rate Controller Gate Driver IUGATE UGATE Source RUGATE ILGATE RLGATE UGATE Sink LGATE Source LGATE Sink V/µs Unit
Protection VSEN1 Over-Voltage (VSEN1/DACOUT) IOVP FAULT Souring Current IOCSET OCSET1 Current Source Soft Start Current
VSEN1 Rising VFAULT/RT=2.0V VOCSET= 4.5VDC
Power Good VSEN1 Upper Threshold (VSEN1/DACOUT) VSEN1 Under Voltage (VSEN1/DACOUT) VSEN1 Hysteresis (VSEN1 /DACOUT) VPGOOD PGOOD Voltage
VSEN1 Rising VSEN1 Rising Upper /Lower Threshold IPGOOD= -4mA
Functional Description
DRIVE2 (Pin Connect this gate external MOSFET. This provides drive regulator's pass transistor. (Pin Grounding this bypasses internal resistor dividers that output voltage 1.5V linear regulators. This way, output voltage regulators adjusted from 1.26V input voltage (+3.3V +5V) external resistor divider connected corresponding VSEN pin. output voltage external resistor divider determined using following formula: VOUT =1.265V [1+ROUT/ RGND
where resistor connected from VSEN output regulator, RGND resistor connected from VSEN ground. Left open, pulled high, enabling fixed output voltage operation.
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Functional Description Cont.
VID4, VID3, VID2, VID1, VID0 (Pins VID0-4 TTL-compatible input pins 5-bit DAC. logic states these five pins program internal voltage reference (DACOUT). level DACOUT sets microprocessor core converter output voltage, well corresponding PGOOD thresholds. PGOOD (Pin PGOOD open collector output used indicate status output voltages. This pulled when synchronous regulator output within ±10% DACOUT reference voltage when other outputs below their undervoltage thresholds. PGOOD output open for"11111" code. (Pin This shuts down outputs. TTLcompatible, logic level high signal applied this immediately discharges soft-start capacitor, disabling outputs. Dedicated internal circuitry insures core output voltage does negative during this process. When re-enabled, undergoes soft-start cycle. Left open, this pulled internal pull-down resistor, enabling operation. VSEN2 (Pin Connect this output linear regulator. voltage this regulated level predetermined logic-level status SELECT pin. This also monitored undervoltage events. SELECT (Pin This determines output voltage linear regulator. input sets output voltage 1.5V, linear controller regulates this voltage within ±3%. high input turns continuously providing current path from inpuJ(+3.3VIN) output (VOUT2) controller. (Pin Connect capacitor from this ground. This capacitor, along with internal 28µA current source, sets soft-start interval converter. FAULT (Pin This provides oscillator switching frequency adjustment. placing resistor (RT) from this GND, nominal 200kHz switching frequency increased according following equation: =200kHz GND) Conversely, connecting resistor from this reduces switching frequency according following equation: =200kHz 12V) Nominally, voltage this 1.26V. event over-voltage over-current condition, this internally pulled VCC. VSEN4 (Pin Connect this output linear 1.8V regulator. This monitored undervoltage events. DRIVE4 (Pin Connect this gate external MOSFET. This provides drive 1.8V regulator's pass transistor. VAUX (Pin This provides boost current linear regulators' output drives event bipolar transistors (instead N-channel MOSFETs) employed pass elements. voltage this monitored power-on reset (POR) purposes.
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Functional Description Cont.
(Pin Signal ground voltage levels measured with respect this pin. DRIVE3 (Pin Connect this gate external MOSFET. This provides drive 1.5V regulator's pass transistor. VSEN3 (Pin Connect this output 1.5V linear regulator. This monitored under-voltage events. COMP (Pin COMP available external pins converter error amplifier. inverting input error amplifier. Similarly, COMP error amplifier output. These pins used compensate voltage-mode control feedback loop synchronous converter. VSEN1 (Pin This connected converter's output voltage. PGOOD comparator circuits this signal report output voltage status over- voltage protection. OCSET (Pin Connect resistor from this drain respective upper MOSFET. This resistor, internal 200µA current source, upper MOSFET's onresistance converter over-current trip point. over-current trip cycles soft-start function. voltage this monitored power-on reset (POR) purposes pulling this with open drain device will shutdown PGND (Pin This power ground connection. synchronous converter's lower MOSFET source
Copyright ANPEC Electronics Corp. Rev. Mar., 2001 www.anpec.com.tw
this pin.
LGATE (Pin Connect LGATE converter's lower MOSFET gate. This provides gate drive lower MOSFET. PHASE (Pin Connect PHASE converter's upper MOSFET source. This represents gate drive return current path used monitor voltage drop across upper MOSFET over-current protection. UGATE (Pin Connect UGATE converter's upper MOSFET gate. This provides gate drive upper MOSFET. (Pin Provide bias supply this pin. This also provides gate bias charge MOSFETs controlled voltage this monitored Power-On Reset (POR) purposes.
APW6021A
Table Output Voltage Program
Name
VID4 VID3 VID2 VID1 VID0 Nominal Output Voltage Dacout VID4 VID3
Name
VID2 VID1 VID0 Nominal Output Voltage Dacout
1.35 1.45 1.55 1.65 1.75 1.85 1.90 1.95 2.00 2.05
Simplified Power System Diagram
+5VIN +3.3VIN VOUT2 Linear Controller APW6021A VOUT3 Linear Controller Linear Controller VOUT4 Controller VOUT1
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Typical Application
+12V +5VIN
OCSET PGOOD POWER GOOD LOUT1 COUT1
+3.3V VOUT2 1.5V 3.3V DRIVE2 VSEN2 COUT2 TYPEDET SELECT VAUX VOUT3 1.5V COUT3 VOUT4 1.8V COUT4 DRIVE3 VSEN3 DRIVE4 VSEN4 APW6021A
UGATE PHASE
VOUT1 1.3V 3.5V
LGATE PGND VSEN1 COMP
FAULT/ VID0 VID1 VID2 VID3 VID4
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Package Information
300mil Reference JEDEC Registration MS-013)
GAUGE PLANE
Millimeters Min. 2.35 0.10 0.33 Max. 2.65 0.30 0.51
Variations- Variations SO-16 SO-18 SO-20 SO-24 SO-28 SO-14 Min. 10.10 11.35 12.60 15.20 17.70 8.80 Max. 10.50 11.76 15.60 18.11 9.20
Inches Min. 0.093 0.004 0.013 Max. 0.1043 0.0120 0.020
Variations- Variations SO-16 SO-18 SO-20 SO-24 SO-28 SO-14 Min. 0.398 0.447 0.496 0.599 0.697 0.347 Max. 0.413 0.463 0.512 0.614 0.713 0.362
variations 7.40 7.60
variations 0.2914 0.2992
1.27BSC 0.40 10.65 1.27
0.050BSC 0.394 0.016 0.419 0.050
variations
variations
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Physical Specifications
Terminal Material Lead Solderability Packaging Solder-Plated Copper (Solder Material 90/10 63/37 SnPb) Meets Specification RSI86-91, ANSI/J-STD-002 Category 1000 devices reel
Refolw Condition (IR/ Convection Reflow)
Reference JEDEC Standard J-STD-020A APRIL 1999
temperature Peak temperature
183°C Pre-heat temperature
Time
Classification Reflow Profiles
Convection Convection 3°C/second max. /second max. seconds max. seconds seconds +5/-0°C +5/-0°C /second max. minutes max. seconds 215~ 219°C +5/-0°C /second max.
Average ramp-up rate(183°C Peak) Preheat temperature 25°C) Temperature maintained above 183°C Time within actual peak temperature Peak temperature range Ramp-down rate Time 25°C peak temperature
Package Reflow Conditions
pkg. thickness 2.5mm bags Convection +5/-0 215-219 IR/Convection +5/-0 pkg. thickness 2.5mm pkg. volume pkg. thickness 2.5mm pkg. volume Convection +5/-0 +5/-0 IR/Convection +5/-0
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Reliability test program
Test item SOLDERABILITY HOLT Latch-Up Method MIL-STD-883D-2003 MIL-STD-883D-1005.7 JESD-22-B, A102 MIL-STD-883D-1011.9 MIL-STD-883D-3015.7 JESD Description 245°C 1000 Bias Hrs, 121°C -65°C 150°C, Cycles VHBM 2KV, 200V 10ms 100mA
Tape Reel Dimensions
Application SOP- Application SOP-
330±1
±1.5
12.75 1.5+ 0.25
24.4
1.75±
11.5 +0.1
10.85 18.34± 2.97± 0.35±0.01
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw
APW6021A
Cover Tape Dimensions
Carrier Width Cover Tape Width 21.3
Customer Service
Anpec Electronics Corp. Head Office Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. 886-3-5642000 886-3-5642050 Taipei Branch 137, Lane 235, Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, 886-2-89191368 886-2-89191369
Copyright ANPEC Electronics Corp. Rev. Mar., 2001
www.anpec.com.tw

Advanced Triple Linear Power Controllers Functional Regulate

Top Searches for this datasheet

Other recent searches