The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

File Number 4845.2 75A, 80V, 0.014 Ohm, N-Channel, UltraFET


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



HUF75542P3, HUF75542S3S
File Number
4845.2
75A, 80V, 0.014 Ohm, N-Channel, UltraFET Power MOSFETs Packaging
JEDEC TO-220AB
SOURCE DRAIN GATE
JEDEC TO-263AB
Features
Ultra On-Resistance rDS(ON) 0.014, Simulation Models Temperature Compensated PSPICE® SABER© Electrical Models Spice SABER© Thermal Impedance Models www.intersil.com Peak Current Pulse Width Curve Rating Curve
GATE SOURCE DRAIN (FLANGE) HUF75542P3 DRAIN (FLANGE) HUF75542S3S
Symbol
Ordering Information
PART NUMBER PACKAGE TO-220AB TO-263AB BRAND 75542P 75542S HUF75542P3 HUF75542S3S
NOTE: When ordering, entire part number. suffix obtain variant tape reel, e.g., HUF75542S3ST.
Absolute Maximum Ratings
25oC, Unless Otherwise Specified HUF75542P3, HUF75542S3S UNITS Figure Figures 1.54 W/oC
Drain Source Voltage (Note VDSS Drain Gate Voltage (RGS 20k) (Note VDGR Gate Source Voltage Drain Current Continuous 25oC, 10V) (Figure Continuous 100oC, 10V) (Figure Pulsed Drain Current .IDM Pulsed Avalanche Rating .UIS Power Dissipation Derate Above 25oC Operating Storage Temperature TSTG Maximum Temperature Soldering Leads 0.063in (1.6mm) from Case 10s. Package Body 10s, Techbrief TB334 Tpkg NOTE: 25oC 150oC.
CAUTION: Stresses above those listed "Absolute Maximum Ratings" cause permanent damage device. This stress only rating operation device these other conditions above those indicated operational sections this specification implied.
CAUTION: These devices sensitive electrostatic discharge. Follow proper Handling Procedures. UltraFETis trademark Intersil Corporation. PSPICE® registered trademark MicroSim Corporation. 1-888-INTERSIL 321-724-7143 Intersil Design trademark Intersil Corporation. Copyright Intersil Corporation 2000 SABER© Copyright Analogy Inc.
HUF75542P3, HUF75542S3S
Electrical Specifications
PARAMETER STATE SPECIFICATIONS Drain Source Breakdown Voltage Zero Gate Voltage Drain Current BVDSS IDSS 250µA, (Figure 75V, 70V, 150oC Gate Source Leakage Current STATE SPECIFICATIONS Gate Source Threshold Voltage Drain Source Resistance THERMAL SPECIFICATIONS Thermal Resistance Junction Case Thermal Resistance Junction Ambient TO-220 TO-263 0.65
oC/W oC/W
25oC, Unless Otherwise Specified SYMBOL TEST CONDITIONS UNITS
±100
IGSS
±20V
VGS(TH) rDS(ON)
VDS, 250µA (Figure 75A, (Figure
0.012
0.014
SWITCHING SPECIFICATIONS (VGS 10V) Turn-On Time Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Turn-Off Time GATE CHARGE SPECIFICATIONS Total Gate Charge Gate Charge Threshold Gate Charge Gate Source Gate Charge Gate Drain "Miller" Charge CAPACITANCE SPECIFICATIONS Input Capacitance Output Capacitance Reverse Transfer Capacitance CISS COSS CRSS 25V, 1MHz (Figure 2750 Qg(TOT) Qg(10) Qg(TH) 40V, 75A, Ig(REF) 1.0mA (Figures td(ON) td(OFF) tOFF 40V, 10V, (Figures 12.5
Source Drain Diode Specifications
PARAMETER Source Drain Diode Voltage SYMBOL 37.5A Reverse Recovery Time Reverse Recovered Charge 75A, dISD/dt 100A/µs 75A, dISD/dt 100A/µs TEST CONDITIONS 1.25 1.00 UNITS
HUF75542P3, HUF75542S3S Typical Performance Curves
POWER DISSIPATION MULTIPLIER CASE TEMPERATURE (oC) CASE TEMPERATURE (oC) DRAIN CURRENT THERMAL IMPEDANCE NORMALIZED DUTY CYCLE DESCENDING ORDER 0.05 0.02 0.01 NOTES: DUTY FACTOR: t1/t2 PEAK 10-3 10-2 RECTANGULAR PULSE DURATION 10-1 SINGLE PULSE 0.01 10-5 10-4
FIGURE NORMALIZED POWER DISSIPATION CASE TEMPERATURE
FIGURE MAXIMUM CONTINUOUS DRAIN CURRENT CASE TEMPERATURE
FIGURE NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
1000 25oC PEAK CURRENT TEMPERATURES ABOVE 25oC DERATE PEAK CURRENT FOLLOWS: TRANSCONDUCTANCE LIMIT CURRENT THIS REGION 10-5 10-4 10-3 10-2 PULSE WIDTH 10-1
FIGURE PEAK CURRENT CAPABILITY
HUF75542P3, HUF75542S3S Typical Performance Curves
AVALANCHE CURRENT SINGLE PULSE RATED 25oC 100µs
(Continued)
1000 (L)(IAS)/(1.3*RATED BVDSS VDD) (L/R)ln[(IAS*R)/(1.3*RATED BVDSS VDD)
DRAIN CURRENT
STARTING 25oC STARTING 150oC
10ms
OPERATION THIS AREA LIMITED rDS(ON) DRAIN SOURCE VOLTAGE
0.001
0.01
tAV, TIME AVALANCHE (ms)
NOTE: Refer Intersil Application Notes AN9321 AN9322. FIGURE UNCLAMPED INDUCTIVE SWITCHING CAPABILITY
FIGURE FORWARD BIAS SAFE OPERATING AREA
PULSE DURATION 80µs DUTY CYCLE 0.5%
DRAIN CURRENT
DRAIN CURRENT
175oC 25oC -55oC GATE SOURCE VOLTAGE
PULSE DURATION 80µs DUTY CYCLE 0.5% 25oC
DRAIN SOURCE VOLTAGE
FIGURE TRANSFER CHARACTERISTICS
FIGURE SATURATION CHARACTERISTICS
NORMALIZED DRAIN SOURCE RESISTANCE PULSE DURATION 80µs DUTY CYCLE 0.5% NORMALIZED GATE THRESHOLD VOLTAGE
VDS, 250µA
10V,
JUNCTION TEMPERATURE (oC)
JUNCTION TEMPERATURE (oC)
FIGURE NORMALIZED DRAIN SOURCE RESISTANCE JUNCTION TEMPERATURE
FIGURE NORMALIZED GATE THRESHOLD VOLTAGE JUNCTION TEMPERATURE
HUF75542P3, HUF75542S3S Typical Performance Curves
NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE 250µA CAPACITANCE (pF)
(Continued)
10000 1MHz CISS
1000
COSS
CRSS
JUNCTION TEMPERATURE (oC)
DRAIN SOURCE VOLTAGE
FIGURE NORMALIZED DRAIN SOURCE BREAKDOWN VOLTAGE JUNCTION TEMPERATURE
FIGURE CAPACITANCE DRAIN SOURCE VOLTAGE
GATE SOURCE VOLTAGE
WAVEFORMS DESCENDING ORDER:
GATE CHARGE (nC)
NOTE: Refer Intersil Application Notes AN7254 AN7260. FIGURE GATE CHARGE WAVEFORMS CONSTANT GATE CURRENT
Test Circuits Waveforms
BVDSS VARY OBTAIN REQUIRED PEAK
0.01
FIGURE UNCLAMPED ENERGY TEST CIRCUIT
FIGURE UNCLAMPED ENERGY WAVEFORMS
HUF75542P3, HUF75542S3S Test Circuits Waveforms
(Continued)
Qg(TOT)
Qg(10) Qg(TH) Ig(REF)
Ig(REF)
FIGURE GATE CHARGE TEST CIRCUIT
FIGURE GATE CHARGE WAVEFORMS
td(ON)
tOFF td(OFF)
PULSE WIDTH
FIGURE SWITCHING TIME TEST CIRCUIT
FIGURE SWITCHING TIME WAVEFORM
HUF75542P3, HUF75542S3S PSPICE Electrical Model
.SUBCKT HUF75542P3
4.4e-9 4.2e-9 2.5e-9 DBODY DBODYMOD DBREAK DBREAKMOD DPLCAP DPLCAPMOD
2000
LDRAIN DPLCAP RLDRAIN DBREAK EBREAK MWEAK MMED MSTRO LSOURCE RSOURCE RLSOURCE RVTHRES VBAT RBREAK RVTEMP SOURCE DRAIN RSLC1 ESLC RDRAIN EVTHRES
RSLC2
LGATE GATE RLGATE EVTEMP RGATE
LDRAIN 1.0e-9 LGATE 2.6e-9 LSOURCE 1.1e-9 MMED MMEDMOD MSTRO MSTROMOD MWEAK MWEAKMOD RBREAK RBREAKMOD RDRAIN RDRAINMOD 5.5e-3 RGATE RLDRAIN RLGATE RLSOURCE RSLC1 RSLCMOD 1e-6 RSLC2 RSOURCE RSOURCEMOD 3.3e-3 RVTHRES RVTHRESMOD RVTEMP RVTEMPMOD S1AMOD S1BMOD S2AMOD S2BMOD
VBAT ESLC .MODEL DBODYMOD 2.5e-12 2.85e-3 TRS1 2e-3 TRS2 1e-6 3.2e-9 5.5e-8 0.6) .MODEL DBREAKMOD 2.9e-1 TRS1 1e-3 TRS2 1e-6) .MODEL DPLCAPMOD (CJO 3.4e-9 1e-30 .MODEL MMEDMOD NMOS (VTO 3.06 1e-30 .MODEL MSTROMOD NMOS (VTO 1e-30 .MODEL MWEAKMOD NMOS (VTO 2.67 0.08 1e-30 .MODEL RBREAKMOD (TC1 =1.3e-3 -9e-7) .MODEL RDRAINMOD (TC1 1.1e-2 2.5e-5) .MODEL RSLCMOD (TC1 4.5e-3 1e-5) .MODEL RSOURCEMOD (TC1 .MODEL RVTHRESMOD (TC1 -2.5e-3 -1.1e-5) .MODEL RVTEMPMOD (TC1 -2.75e-3 .MODEL S1AMOD VSWITCH (RON 1e-5 .MODEL S1BMOD VSWITCH (RON 1e-5 .MODEL S2AMOD VSWITCH (RON 1e-5 .MODEL S2BMOD VSWITCH (RON 1e-5 .ENDS ROFF ROFF ROFF ROFF -6.0 VOFF= -4.5) -4.5 VOFF= -6.0) -0.5 VOFF= 0.5) VOFF= -0.5)
NOTE: further discussion PSPICE model, consult PSPICE Sub-Circuit Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written William Hepp Frank Wheatley.
EBREAK 87.2 EVTHRES EVTEMP
DBODY
HUF75542P3, HUF75542S3S SABER Electrical Model
template huf75542p3 n2,n1,n3 electrical n2,n1,n3 iscl dp.model dbodymod 2.5e-12, 2.85e-3, 5.5, trs1 2e-3, trs2 1e-6, 3.2e-9, 5.5e-8, 0.6) dp.model dbreakmod 2.9e-1, trs1 1e-3, trs2 1e-6) dp.model dplcapmod (cjo 3.4e-9, 1e-30, 0.8, m.model mmedmod (type=_n, 3.06, 4.8, 1e-30, m.model mstrongmod (type=_n, 3.5, 1e-30, m.model mweakmod (type=_n, 2.67, 0.08, 1e-30, sw_vcsp.model s1amod (ron 1e-5, roff 0.1, -6.0, voff -4.5) DPLCAP sw_vcsp.model s1bmod (ron =1e-5, roff 0.1, -4.5, voff -6.0) sw_vcsp.model s2amod (ron 1e-5, roff 0.1, -0.5, voff 0.5) sw_vcsp.model s2bmod (ron 1e-5, roff 0.1, 0.5, voff -0.5) RSLC1 c.ca 4.4e-9 c.cb 4.2e-9 c.cin 2.5e-9 dp.dbody model=dbodymod dp.dbreak model=dbreakmod dp.dplcap model=dplcapmod i.it l.ldrain 1e-9 l.lgate 2.6e-9 l.lsource 1.1e-9
LGATE GATE RLGATE RSLC2 ISCL EVTEMP RGATE MSTRO EVTHRES RDRAIN MWEAK MMED EBREAK RSOURCE RLSOURCE RVTHRES VBAT RBREAK RVTEMP DBODY DBREAK
LDRAIN DRAIN RLDRAIN
m.mmed model=mmedmod, l=1u, w=1u m.mstrong model=mstrongmod, l=1u, w=1u m.mweak model=mweakmod, l=1u, w=1u res.rbreak 1.3e-3, -9e-7 res.rdrain 5.5e-3, 1.1e-2, 2.5e-5 res.rgate res.rldrain res.rlgate res.rlsource res.rslc1 1e-6, 4.5e-3, 1e-5 res.rslc2 res.rsource 3.3e-3, res.rvtemp -2.75e-3, res.rvthres -2.5e-3, -1.1e-5 spe.ebreak 87.2 spe.eds spe.egs spe.esg spe.evtemp spe.evthres sw_vcsp.s1a model=s1amod sw_vcsp.s1b model=s1bmod sw_vcsp.s2a model=s2amod sw_vcsp.s2b model=s2bmod v.vbat dc=1 equations (n51->n50) +=iscl iscl: v(n51,n50) 2.5))
LSOURCE
SOURCE
HUF75542P3, HUF75542S3S SPICE Thermal Model
T75542 CTHERM1 4.1e-3 CTHERM2 5.5e-3 CTHERM3 8.6e-3 CTHERM4 1.5e-2 CTHERM5 1.6e-2 CTHERM6 6.5e-2 RTHERM1 2.0e-4 RTHERM2 3.5e-3 RTHERM3 2.5e-2 RTHERM4 9.0e-2 RTHERM5 1.6e-1 RTHERM6 2.3e-1
JUNCTION
RTHERM1
CTHERM1
RTHERM2
CTHERM2
SABER Thermal Model
SABER thermal model t75542 template thermal_model thermal_c ctherm.ctherm1 4.1e-3 ctherm.ctherm2 5.5e-3 ctherm.ctherm3 8.6e-3 ctherm.ctherm4 1.5e-2 ctherm.ctherm5 1.6e-2 ctherm.ctherm6 6.5e-2 rtherm.rtherm1 2.0e-4 rtherm.rtherm2 3.5e-3 rtherm.rtherm3 2.5e-2 rtherm.rtherm4 9.0e-2 rtherm.rtherm5 1.6e-1 rtherm.rtherm6 2.3e-1
RTHERM3
CTHERM3
RTHERM4
CTHERM4
RTHERM5
CTHERM5
RTHERM6
CTHERM6
CASE
HUF75542P3, HUF75542S3S TO-263AB
TERM.
SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE
TERM.
0.450 (11.43)
0.350 (8.89) 0.700 (17.78)
0.080 (2.03) 0.062 (1.58)
0.150 (3.81)
MINIMUM SIZE RECOMMENDED SURFACE-MOUNTED APPLICATIONS
INCHES MILLIMETERS SYMBOL NOTES 0.170 0.180 4.32 4.57 0.048 0.052 1.22 1.32 0.030 0.034 0.77 0.86 0.045 0.055 1.15 1.39 0.310 7.88 0.018 0.022 0.46 0.55 0.405 0.425 10.29 10.79 0.395 0.405 10.04 10.28 0.100 2.54 0.200 5.08 0.045 0.055 1.15 1.39 0.095 0.105 2.42 2.66 0.175 0.195 4.45 4.95 0.090 0.110 2.29 2.79 0.050 0.070 1.27 1.77 0.315 8.01 NOTES: These dimensions within allowable dimensions Rev. JEDEC TO-263AB outline dated 2-92. dimensions established minimum mounting surface terminal Solder finish uncontrolled this area. Dimension (without solder). typically 0.002 inches (0.05mm) solder plating. terminal length soldering. Position lead measured 0.120 inches (3.05mm) from bottom dimension Controlling dimension: Inch. Revision dated 5-99.
1.5mm DIA. HOLE
4.0mm USER DIRECTION FEED 2.0mm 1.75mm
TO-263AB
24mm TAPE REEL
24mm
16mm
COVER TAPE
40mm MIN. ACCESS HOLE 30.4mm
13mm 330mm 100mm
GENERAL INFORMATION PIECES REEL. ORDER MULTIPLES FULL REELS ONLY. MEETS EIA-481 REVISION SPECIFICATIONS. 24.4mm
HUF75542P3, HUF75542S3S TO-220AB
LEAD JEDEC TO-220AB PLASTIC PACKAGE
TERM.
INCHES SYMBOL 0.170 0.048 0.030 0.045 0.014 0.590 0.395 0.180 0.052 0.034 0.055 0.019 0.610 0.160 0.410 0.030 0.100 0.200 0.235 0.100 0.530 0.130 0.149 0.102 0.255 0.110 0.550 0.150 0.153 0.112
MILLIMETERS 4.32 1.22 0.77 1.15 0.36 14.99 10.04 4.57 1.32 0.86 1.39 0.48 15.49 4.06 10.41 0.76 2.54 5.08 5.97 2.54 13.47 3.31 3.79 2.60 6.47 2.79 13.97 3.81 3.88 2.84 NOTES
NOTES: These dimensions within allowable dimensions Rev. JEDEC TO-220AB outline dated 3-24-87. Lead dimension finish uncontrolled Lead dimension (without solder). typically 0.002 inches (0.05mm) solder coating. Position lead measured 0.250 inches (6.35mm) from bottom dimension Position lead measured 0.100 inches (2.54mm) from bottom dimension Controlling dimension: Inch. Revision dated 7-97.
Intersil semiconductor products manufactured, assembled tested under ISO9000 quality systems certification.
Intersil semiconductor products sold description only. Intersil Corporation reserves right make changes circuit design and/or specifications time without notice. Accordingly, reader cautioned verify that data sheets current before placing orders. Information furnished Intersil believed accurate reliable. However, responsibility assumed Intersil subsidiaries use; infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Intersil subsidiaries.
information regarding Intersil Corporation products, site www.intersil.com
Sales Office Headquarters
NORTH AMERICA Intersil Corporation 883, Mail Stop 53-204 Melbourne, 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil Mercure Center 100, Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil Ltd. 8F-2, Sec. Chien-kuo North, Taipei, Taiwan Republic China TEL: 886-2-2515-8508 FAX: 886-2-2515-8369

Other recent searches


SR4020P - SR4020P   SR4020P Datasheet
SR4060P - SR4060P   SR4060P Datasheet
MAAPGM0041 - MAAPGM0041   MAAPGM0041 Datasheet
IRFD420 - IRFD420   IRFD420 Datasheet
DS3486 - DS3486   DS3486 Datasheet
BUL57A - BUL57A   BUL57A Datasheet
74AUP1G157 - 74AUP1G157   74AUP1G157 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive