VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT

Datasheet Thumbnail

Top Searches for this datasheet

EP20K1000C Pin-Outs ver.
VREF Bank
Number Orientation
Pin/Pad Function VCCINT GNDINT VCCIO VCCIO VCCINT GNDINT GNDIO VCCINT GNDINT VCCIO VCCINT GNDINT GNDIO
652-Pin VCCINT VCCIO1 VCCIO8 VCCINT VCCINT VCCIO8 VCCINT
672-Pin FineLine VCCINT VCCIO1 VCCIO8 VCCINT VCCINT VCCIO8 VCCINT
1,020-Pin FineLine VCCINT VCCIO1 VCCIO8 VCCINT VCCINT VCCIO8 VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT VCCINT GNDINT VCCIO VCCINT GNDINT GNDIO I/O, DATA6 VCCINT GNDINT I/O, DATA7 VCCIO I/O, VCCINT 652-Pin VCCINT VCCINT VCCIO8 VCCINT VCCINT VCCIO8 VCCINT 672-Pin FineLine VCCINT VCCINT VCCIO8 VCCINT VCCINT VCCIO8 VCCINT 1,020-Pin FineLine VCCINT VCCINT VCCIO8 VCCINT VCCINT VCCIO8 VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDINT I/O, GNDIO I/O, VCCINT GNDINT VCC_CKLK4 GND_CKLK4 GND_CKLK4 I/O, I/O, DEV_CLRn VCCIO I/O, CLKLK_FB2n CLKLK_FB2p I/O, CLK4n CLK4p I/O, CLK2n VCCINT GNDINT DATA0 (5), DCLK CLK2p GND_CKLK2 GND_CKLK2 GNDINT VCCINT VCC_CKLK2 I/O, DEV_OE VCC_CKOUT2 GND_CKOUT2 CLKLK_OUT2p I/O, CLKLK_OUT2n GNDIO I/O, LVDSTXINCLK1p I/O, LVDSTXINCLK1n 652-Pin VCCINT VCCIO8 VCCINT VCCINT 672-Pin FineLine VCCINT VCCIO8 VCCINT VCCINT 1,020-Pin FineLine VCCINT VCCIO8 VCCINT VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function I/O, LOCK2 I/O, LVDSTXOUTCLK1n I/O, LVDSTXOUTCLK1p GNDINT VCCINT I/O, LVDSTX01p I/O, LVDSTX01n I/O, LVDSTX02n I/O, LVDSTX02p VCCIO I/O, LVDSTX03p I/O, LVDSTX03n I/O, LVDSTX04n I/O, LVDSTX04p GNDINT VCCINT I/O, LVDSTX05p I/O, LVDSTX05n I/O, LOCK4 I/O, LVDSTX06n I/O, LVDSTX06p GNDIO I/O, LVDSTX07p I/O, LVDSTX07n I/O, LVDSTX08n I/O, LVDSTX08p GNDINT VCCINT I/O, LVDSTX09p I/O, LVDSTX09n I/O, LVDSTX10n I/O, LVDSTX10p VCCIO I/O, LVDSTX11p I/O, LVDSTX11n I/O, LVDSTX12n I/O, LVDSTX12p GNDINT VCCINT I/O, LVDSTX13p I/O, LVDSTX13n 652-Pin VCCINT VCCIO7 VCCINT VCCINT VCCIO7 VCCINT 672-Pin FineLine VCCINT VCCIO7 VCCINT VCCINT VCCIO7 VCCINT 1,020-Pin FineLine VCCINT VCCIO7 VCCINT VCCINT VCCIO7 VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function I/O, LVDSTX14n I/O, LVDSTX14p GNDIO I/O, LVDSTX15p I/O, LVDSTX15n I/O, LVDSTX16n I/O, LVDSTX16p GNDINT VCCINT GNDINT VCCINT VCCIO GNDINT VCCINT GNDIO GNDINT VCCINT VCCIO 652-Pin VCCINT VCCINT VCCIO7 VCCINT VCCINT VCCIO7 672-Pin FineLine VCCINT VCCINT VCCIO7 VCCINT VCCINT VCCIO7 1,020-Pin FineLine VCCINT VCCINT VCCIO7 VCCINT AA10 AA11 VCCINT VCCIO7
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDINT VCCINT GNDIO GNDINT VCCINT VCCIO GNDIO VCCIO 652-Pin VCCINT VCCINT VCCIO6 VCCIO6 672-Pin FineLine VCCINT VCCINT VCCIO6 VCCIO6 1,020-Pin FineLine VCCINT VCCINT VCCIO6 VCCIO6
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO VCCIO VCCINT VCCINT GNDINT GNDINT GNDIO 652-Pin AL10 AM10 AL11 AM11 AN10 VCCIO6 VCCINT VCCINT AN11 AP10 AL13 AM13 AN12 AP11 AL14 AR10 AN13 AP12 AM14 672-Pin FineLine VCCIO6 VCCINT VCCINT AA10 AB11 AB10 AC10 AA11 AF11 1,020-Pin FineLine AB10 AC10 AD10 AE10 AF10 AG10 AH10 AJ10 AK10 AL10 AB11 AC11 AD11 AE11 AF11 AG11 AH11 VCCIO6 VCCINT VCCINT AB12 AC12 AD12 AE12 AF12 AG12 AH12 AB13 AC13 AD13 AE13 AF13 AG13 AH13 AJ13 AK13 AL13 AB14 AC14 AD14
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCIO GNDIO I/O, LVDSDESKEW VCCIO CONF_DONE NSTATUS FAST4 VCCINT VCCINT GNDINT GNDINT GNDIO FAST3 VCCIO 652-Pin VCCIO6 AR11 AL15 AN14 AP13 AR12 AR13 AM15 AN15 AL16 AP14 AR14 AP15 AR15 AM16 VCCIO6 AN16 AP16 AR16 AM17 AN17 AP17 VCCINT VCCINT AP19 AN19 AM19 AR20 AP20 AN20 VCCIO5 AM20 AR21 672-Pin FineLine VCCIO6 AE10 AB12 AF10 AE11 AD11 AD12 VCCIO6 AE12 AF12 AE13 AA12 AA13 VCCINT VCCINT AA14 AA15 AE14 AD14 AE15 VCCIO5 AD15 AD16 1,020-Pin FineLine VCCIO6 AE14 AF14 AG14 AH14 AJ14 AK14 AL14 AB15 AC15 AD15 AE15 AF15 AG15 AH15 AJ15 AK15 AL15 AB16 AC16 AM10 VCCIO6 AD16 AE16 AF16 AG16 AH16 AM13 AM14 AM15 VCCINT VCCINT AM18 AM19 AM20 AJ16 AK16 AK17 AJ17 AH17 VCCIO5 AG17 AF17
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO VCCIO GNDIO VCCIO VCCINT VCCINT GNDINT GNDINT 652-Pin AP21 AR22 AP22 AL20 AN21 AM21 AR23 AR24 AP23 AN22 AL21 AR25 VCCIO5 AM22 AP24 AN23 AR26 AL22 AP25 AN24 AM23 AL23 AR27 AP26 AN25 AR28 VCCIO5 VCCINT VCCINT 672-Pin FineLine AC13 AD17 AC12 AC14 AD10 AB13 AB14 AC11 AD18 VCCIO5 AC15 AB15 AB16 AD19 AA16 AC16 AC17 VCCIO5 VCCINT VCCINT 1,020-Pin FineLine AE17 AD17 AC17 AB17 AL18 AK18 AJ18 AH18 AG18 AF18 AE18 AD18 AC18 AB18 AL19 AK19 AJ19 AH19 VCCIO5 AG19 AF19 AE19 AD19 AC19 AB19 AL20 AK20 AJ20 AH20 AG20 AF20 AE20 AD20 AC20 AB20 AH21 AG21 AF21 AE21 VCCIO5 VCCINT VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO VCCIO GNDIO VCCIO 652-Pin AP27 AN26 AM25 AR29 AP28 AL25 AN27 AM26 AR30 AP29 AN28 AL26 AM27 VCCIO5 AR31 AP30 AN29 AM28 AR32 AL27 AP31 AR33 AN30 AM29 AL28 AP32 AR34 AN31 VCCIO5 AP33 672-Pin FineLine AB17 AE16 AA17 AD20 AB18 AF16 AA18 AC18 AE17 VCCIO5 AF17 AA19 AD21 AD22 AC19 AB20 AB19 AC20 AD23 AA20 VCCIO5 AB24 1,020-Pin FineLine AD21 AC21 AB21 AH22 AG22 AF22 AE22 AD22 AC22 AB22 AM23 AL23 AK23 AJ23 AH23 AG23 AF23 AE23 AD23 AC23 VCCIO5 AB23 AM24 AL24 AK24 AJ24 AH24 AG24 AF24 AE24 AD24 AC24 AB24 AM25 AL25 AK25 AJ25 AH25 AG25 AF25 AE25 VCCIO5 AD25 AC25
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT GNDIO VCCINT GNDINT VCCIO VCCINT GNDINT GNDIO VCCINT GNDINT 652-Pin AM30 AL29 VCCINT AL33 AK30 VCCINT AK31 AK32 VCCIO4 AL34 AM35 VCCINT AJ30 AJ31 AJ32 AJ33 VCCINT AK34 672-Pin FineLine AC22 AC21 VCCINT AA23 AA24 AB23 AA21 VCCINT AB21 VCCIO4 AB22 VCCINT VCCINT 1,020-Pin FineLine AB25 AH26 AG26 AF26 AH27 VCCINT AK28 AK29 AJ28 AJ29 AJ30 AH28 AH29 VCCINT AH30 AG27 AG28 AF27 AF28 VCCIO4 AE26 AE27 AE28 AE29 AE30 VCCINT AD26 AD27 AD28 AD29 AD30 AC26 AC27 AC28 AC29 AB26 VCCINT AB27 AB28 AA22 AA23
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCIO VCCINT GNDINT VCCINT GNDINT GNDIO VCCINT GNDINT VCCIO VCCINT GNDINT GNDIO 652-Pin AL35 VCCIO4 AJ34 AH30 VCCINT VCCINT AH32 AH33 AK35 AH34 AJ35 AG30 AG31 AG32 AG33 AG34 VCCINT AG35 AF30 AF31 AF32 AF33 VCCIO4 AF34 AF35 AE30 AE31 AE32 VCCINT AE34 AE35 AD30 AD31 AD32 AD33 AD34 AD35 AC30 672-Pin FineLine VCCIO4 AA22 VCCINT VCCINT VCCINT VCCIO4 VCCINT 1,020-Pin FineLine AA24 VCCIO4 AA25 AA26 AA27 AA28 VCCINT VCCINT VCCINT VCCIO4 VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT VCCIO I/O, LOCK1 VCCINT GNDINT VCC_CKLK1 GND_CKLK1 GND_CKLK1 GNDIO I/O, CLKLK_FB1n CLKLK_FB1p I/O, CLK3n CLK3p I/O, CLK1n VCCINT GNDINT nCONFIG CLKLK_ENA (5), (10) CLK1p MSEL1 MSEL0 GNDINT VCCINT VCC_CKOUT1 GND_CKOUT1 CLKLK_OUT1p I/O, CLKLK_OUT1n VCC_CKLK3 VCCIO GND_CKLK3 GND_CKLK3 I/O, LVDSRXINCLK1p 652-Pin AC31 VCCINT AC33 AC34 AC35 AB30 AB31 VCCIO4 AB32 AB33 AB34 AB35 AA30 VCCINT AA32 AA33 AA34 AA35 VCCINT VCCINT VCCIO3 672-Pin FineLine VCCINT VCCIO4 VCCINT AF18 AE18 AE18 AF20 AE20 VCCINT VCCINT AF22 AE22 AE23 AF23 AC26 VCCIO3 AC25 AB25 1,020-Pin FineLine VCCINT VCCIO4 AC30 VCCINT AM28 AL28 VCCINT VCCINT AM29 AL29 VCCIO3
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function I/O, LVDSRXINCLK1n GNDINT VCCINT I/O, LVDSRX01p I/O, LVDSRX01n I/O, LOCK3 I/O, LVDSRX02n I/O, LVDSRX02p GNDIO I/O, LVDSRX03p I/O, LVDSRX03n I/O, LVDSRX04n I/O, LVDSRX04p GNDINT VCCINT I/O, LVDSRX05p I/O, LVDSRX05n I/O, LVDSRX06n I/O, LVDSRX06p VCCIO I/O, LVDSRX07p I/O, LVDSRX07n I/O, LVDSRX08n I/O, LVDSRX08p GNDINT VCCINT I/O, LVDSRX09p I/O, LVDSRX09n I/O, LVDSRX10n I/O, LVDSRX10p GNDIO I/O, LVDSRX11p I/O, LVDSRX11n I/O, LVDSRX12n I/O, LVDSRX12p GNDINT VCCINT I/O, LVDSRX13p I/O, LVDSRX13n 652-Pin VCCINT VCCINT VCCIO3 VCCINT VCCINT 672-Pin FineLine AB26 VCCINT AA25 AA26 VCCINT VCCIO3 VCCINT VCCINT 1,020-Pin FineLine VCCINT AJ32 AJ31 AH32 AH31 AE32 AE31 AD32 AD31 VCCINT AC32 AC31 VCCIO3 VCCINT VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function I/O, LVDSRX14n I/O, LVDSRX14p VCCIO I/O, LVDSRX15p I/O, LVDSRX15n I/O, LVDSRX16n I/O, LVDSRX16p GNDINT VCCINT GNDINT VCCINT GNDIO GNDINT VCCINT VCCIO GNDINT VCCINT GNDIO 652-Pin VCCIO3 VCCINT VCCINT VCCINT VCCIO3 VCCINT 672-Pin FineLine VCCIO3 VCCINT VCCINT VCCINT VCCIO3 VCCINT 1,020-Pin FineLine VCCIO3 VCCINT VCCINT VCCINT VCCIO3 VCCINT
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDINT VCCINT VCCIO VCCIO GNDINT VCCINT GNDIO VCCIO GNDIO 652-Pin VCCINT VCCIO3 VCCIO2 VCCINT VCCIO2 672-Pin FineLine VCCINT VCCIO3 VCCIO2 VCCINT VCCIO2 1,020-Pin FineLine VCCINT VCCIO3 VCCIO2 VCCINT VCCIO2
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function VCCIO GNDIO GNDINT GNDINT VCCINT VCCINT GNDINT VCCIO 652-Pin VCCIO2 VCCINT VCCINT VCCIO2 672-Pin FineLine VCCIO2 VCCINT VCCINT VCCIO2 1,020-Pin FineLine VCCIO2 VCCINT VCCINT VCCIO2
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO VCCIO GNDIO VCCIO TRST NCEO FAST1 GNDINT GNDINT VCCINT VCCINT VCCIO FAST2 GNDINT I/O, INITDONE 652-Pin VCCIO2 VCCIO2 VCCINT VCCINT VCCIO1 672-Pin FineLine VCCIO2 VCCIO2 VCCINT VCCINT VCCIO1 1,020-Pin FineLine VCCIO2 VCCIO2 VCCINT VCCINT VCCIO1
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO I/O, RDYNBSY I/O, CLKUSR VCCIO GNDIO I/O, DATA1 VCCIO I/O, DATA2 GNDIO GNDINT 652-Pin VCCIO1 VCCIO1 672-Pin FineLine VCCIO1 VCCIO1 1,020-Pin FineLine VCCIO1 VCCIO1
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDINT VCCINT VCCINT VCCIO I/O, DATA3 GNDIO I/O, DATA4 VCCIO 652-Pin VCCINT VCCINT VCCIO1 VCCIO1 672-Pin FineLine VCCINT VCCINT VCCIO1 VCCIO1 1,020-Pin FineLine VCCINT VCCINT VCCIO1 VCCIO1
Altera Corporation
EP20K1000C Pin-Outs ver. VREF Bank Number Orientation Pin/Pad Function GNDIO I/O, DATA5 652-Pin 672-Pin FineLine 1,020-Pin FineLine
Altera Corporation
EP20K1000C Configuration Power Pins ver.
Name MSEL0 MSEL1 nSTATUS nCONFIG DCLK CONF_DONE INIT_DONE nCEO RDYnBSY CLKUSR DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 (5), TRST Dedicated Fast I/Os CLK1p CLK2p CLK3p CLK4p LOCK1 LOCK2 LOCK3 LOCK4 CLKLK_ENA (5), (10) CLKLK_OUT1p CLKLK_OUT2p CLKLK_FB1p CLKLK_FB2p DEV_CLRn DEV_OE
652-Pin AN17 AM17 AN19 AM19 AP19, AP17, B17, AA30
672-Pin FineLine AA13 AA12 AA14 AA15 Y14, Y13, F13, AE23 AE20
1,020-Pin FineLine AM14 AM13 AM19 AM20 AM18, AM15, A19, AC30 AM29 AL28
Altera Corporation
EP20K1000C Configuration Power Pins ver. Name VCCINT 652-Pin A17, A19, AA31, AA4, AC3, AC32, AE2, AE33, AG1, AH31, AH35, AH4, AK33, AL12, AL2, AL24, AM12, AM24, AR17, AR19, D12, D24, E12, E24, F35, G30, K31, M30, N35, R34, U34, E19, D31, F30, F31, W30, AL31, AL32 AN32, AN33, AL19 AL17, AM5, AL3, AL4, AA35 A18, A35, AK18, AL18, AL30, AL5, AL6, AM18, AM2, AM3, AM31, AM32, AM33, AM34, AM4, AN1, AN18, AN2, AN3, AN34, AN35, AP1, AP18, AP2, AP34, AP35, AR1, AR18, AR35, B18, B34, B35, C18, C33, C34, C35, D18, D17, D32, D33, D34, E18, E30, E31, E32, E33, F18, V30, V31, V32, V33, V34, 672-Pin FineLine A24, B19, B24, C25, C26, D24, K11, L10, L15, M13, M16, N12, P15, P24, P25, R11, R14, T12, T17, U16, AC3, AC24, AD1, AD2, AD25, AD26, AE3, AE8, AE19, AE24, AF3, AF24 1,020-Pin FineLine
VCCIO1 VCCIO2 VCCIO3 VCCIO4 VCCIO5 VCCIO6 VCCIO7 VCCIO8 VCC_CKLK1 VCC_CKLK2 VCC_CKLK3 VCC_CKLK4 VCC_CKOUT1 VCC_CKOUT2
GND_CKLK1 GND_CKLK2 GND_CKLK3 GND_CKLK4 GND_CKOUT1 GND_CKOUT2
T33,
AB1, AB2, AG1, AG2, AL1, AM2, AL6, AM6, AL11, AM11, AL17, AM17, AL22, AM22, AL27, AM27, AM31, AL32, AG31, AG32, AB31, AB32, T30, T31, T32, L31, L32, F31, F32, B32, A31, A27, B27, A22, B22, A16, B16, A11, B11, J10, A12, B12, A13, K16, M14, A30, A26, B26, A21, A21, L17, M31, M32, G31, G32, N24, R16, AK32, AF31, AF32, AA31, AA32 T15, V17, AF21 AL21, AM21, AL26, AM26, AM30 R13, U11, V10, AF13 AM3, AL7, AM7, AL12, AM12 P12, T10, AA1, AA2, AF1, AF2, M11, AF18 AC26 AF22 A14, A19, A25, B21, B25, B26, C13, C24, D23, H19, J18, K10, K17, AA3, AA4, AB3, AB4, AF3, L11, L13, L16, M15, AF4, AG3, AG4, AK2, AK3, N13, N14, N26, P13, AL2, AL3, AJ6, AJ7, AK6, P14, P23, P26, R12, R15, T11, T16, AK7, AJ11, AJ12, AK11, U10, U17, V18, W19, AC4, AK12, AL16, AM16, AJ21, AC23, AD3, AD13, AD24, AE1, AE2, AJ22, AK21, AK22, AJ26, AE6, AE21, AE25, AE26, AF2, AF8, AJ27, AK26, AK27, AK30, AF14, AF19, AF25, AF15 AK31, AL30, AL31, AG29, AG30, AF29, AF30, AB29, AB30, AA29, AA30, U30, U31, U32, M29, M30, L29, L30, G29, G30, F29, F30, C30, C31, B30, B31, C26, C27, D26, D27, C21, C22, D21, D22, A17, B17, C11, C12, D11, D12, AE18 AC25, P24, AE22
Altera Corporation
EP20K1000C Configuration Power Pins ver. Name Connect (N.C.) 652-Pin 672-Pin FineLine 1,020-Pin FineLine M12, M13, M14, M15, M16, M17, M18, M19, M20, M21, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, P12, P13, P14, P15, P16, P17, P18, P19, P20, P21, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, T12, T13, T14, T15, T16, T17, T18, T19, T20, T21, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, V12, V13, V14, V15, V16, V17, V18, V19, V20, V21, W12, W13, W14, W15, W16, W17, W18, W19, W20, W21, Y12, Y13, Y14, Y15, Y16, Y17, Y18, Y19, Y20, Y21, AA12, AA13, AA14, AA15, AA16, AA17, AA18, AA19, AA20, AA21
Total User Pins (11)
Altera Corporation
EP20K1000C Tables ver. Notes: This used user after configuration. This power ground ClockLock ClockBoost circuitry. ensure noise resistance, power ground supply ClockLock ClockBoost circuitry should isolated from power ground rest device. VCC_CKLK same voltage specifications VCCINT should connected 2.5-V power supply. ClockLock ClockBoost circuitry used, this power ground should connected VCCINT GNDINT, respectively. This used user used device-wide configuration function. This complementary signal LVDS pair dedicated inputs outputs that configured LVDS standard. used LVDS pair, these pins regular pins. Pins with suffix carry negative signal LVDS channel. Pins with suffix carry positive signal LVDS channel. This dedicated pin; available user pin. This tri-stated user mode. This power ground external output PLL. These pins should VCCIO level/standard desired external clock ouput. ensure noise resistance, power ground supply external output should isolated from power ground rest VCCIO GNDIO pins. external output used, this power ground should connected VCCIO GNDIO, respectively. CLKLK_OUT powered VCC_CKOUT GND_CKOUT pins. This shows status ClockLock ClockBoost circuitry. When ClockLock ClockBoost circuitry locked incoming clock generates internal clock, LOCK driven high. LOCK remains high periodic clock stops clocking. LOCK function optional; LOCK output used, this user pin. (10) This active high enable circuits device. When de-asserted, PLLs reset their default, unlocked state will stop clocking. Once re-asserted, PLLs will lock again start clocking. this function needed, should connected VCCINT. (11) user count includes dedicated inputs dedicated clock inputs. does include dedicated clock feedback output pins.
Altera Corporation
Copyright 1995, 1996, 1997, 1998, 1999, 2000, 2001, Altera Corporation, Innovation Drive, Jose, 95134, USA, rights reserved. accessing this information, agree bound terms Altera's Legal Notice.

VREF Bank Number Orientation Pin/Pad Function VCCINT GNDINT

Top Searches for this datasheet

Other recent searches