The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

IND: -12/14/18/24 MACH210A-7/10/12 MACH210-12/15/20 MACH210AQ-12/


Datasheet Thumbnail

   

Download PDF

Top Searches for this datasheet



COM'L: -7/10/12/15/20, Q-12/15/20
IND: -12/14/18/24
MACH210A-7/10/12 MACH210-12/15/20 MACH210AQ-12/15/20
High-Density CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
Pins Macrocells Commercial Industrial fCNT Inputs; 210A Inputs have built-in pull-up resistors
Advanced Micro Devices
Peripheral Component Interconnect (PCI) compliant Outputs Flip-flops; clock choices "PAL22V16" blocks with buried macrocells Pin-compatible with MACH110, MACH111, MACH211, MACH215
GENERAL DESCRIPTION
MACH210 member AMD's high-performance CMOS MACH device family. This device approximately times logic macrocell capability popular PAL22V10 without loss speed. MACH210 consists four blocks interconnected programmable switch matrix. four blocks essentially "PAL22V16" structures complete with product-term arrays programmable macrocells, including additional buried macrocells. switch matrix connects blocks each other input pins, providing high degree connectivity between fully-connected blocks. This allows designs placed routed efficiently. MACH210 kinds macrocell: output buried. MACH210 output macrocell provides registered, latched, combinatorial outputs with programmable polarity. registered configuration chosen, register configured D-type T-type help reduce number product terms. register type decision made designer software. output macrocells connected cell. buried macrocell desired, internal feedback path from macrocell used, which frees input. MACH210 dedicated buried macrocells which, addition capabilities output macrocell, also provide input registers latches synchronizing signals reducing setup time requirements.
Publication# 14128 Rev. Issue Date: 1995
Amendment
BLOCK DIAGRAM
I0-I1, I3-I4 Cells Macrocells
I/O0-I/O7 Cells Macrocells
I/O8-I/O15
Macrocells
Macrocells
Logic Array Logic Allocator
Logic Array Logic Allocator
Switch Matrix Logic Array Logic Allocator
Logic Array Logic Allocator
Macrocells Cells
Macrocells
Macrocells Cells
Macrocells
I/O24-I/O31
I/O16-I/O23
CLK0/I2, CLK1/I5
14128I-1
MACH210-7/10/12/15/20, Q-12/15/20
CONNECTION DIAGRAM View PLCC
I/O31 I/O30 I/O2 I/O1 I/O29 I/O28 I/O14 I/O15 I/O18 I/O19 I/O12 I/O13 I/O16 I/O17 I/O20 I/O0 I/O4 I/O5 I/O6 I/O7 CLK0/I2 I/O8 I/O9 I/O10 I/O11 I/O3
I/O27 I/O26 I/O25 I/O24 CLK1/I5 I/O23 I/O22 I/O21
14128I-2
Note: Pin-compatible with MACH110, MACH111, MACH211, MACH215.
MACH210-7/10/12/15/20, Q-12/15/20
CONNECTION DIAGRAM View TQFP
I/O4 I/O3 I/O2 I/O1 I/O0 I/O31 I/O30 I/O29 I/O28
I/O5 I/O6 I/O7 CLK0/I2 I/O8 I/O9 I/O10 I/O11
I/O27 I/O26 I/O25 I/O24 CLK1/I5 I/O23 I/O22 I/O21
I/O12 I/O13 I/O14 I/O15 I/O16 I/O17 I/O18 I/O19 I/O20
Note: Pin-compatible with MACH111 MACH211.
14128I-3
DESIGNATIONS
CLK/I Clock Input Ground Input Input/Output Supply Voltage
MACH210-7/10/12/15/20, Q-12/15/20
ORDERING INFORMATION Commercial Products
programmable logic products commercial applications available with several ordering options. order number (Valid Combination) formed combination
MACH
210A
FAMILY TYPE MACH Macro Array CMOS High-Speed DEVICE NUMBER Macrocells, Pins 210A Macrocells, Pins, Input Pull-Up Resistors 210AQ Macrocells, Pins, Input Pull-Up Resistors, Quarter Power SPEED Valid Combinations MACH210A-7 MACH210A-10 MACH210A-12 MACH210-12 MACH210-15 MACH210-20 MACH210AQ-12 MACH210AQ-15 MACH210AQ-20
OPTIONAL PROCESSING Blank Standard Processing
OPERATING CONDITIONS Commercial (0°C +70°C) PACKAGE TYPE 44-Pin Plastic Leaded Chip Carrier 044) 44-Pin Thin Quad Flat Pack (PQT044)
Valid Combinations Valid Combinations table lists configurations planned supported volume this device. Consult local sales office confirm availability specific valid combinations check newly released combinations.
MACH210-7/10/12/15/20, Q-12/15/20 (Com'l)
ORDERING INFORMATION Industrial Products
programmable logic products industrial applications available with several ordering options. order number (Valid Combination) formed combination
MACH
210A
FAMILY TYPE MACH Macro Array CMOS High-Speed DEVICE NUMBER Macrocells, Pins 210A Macrocells, Pins, Input Pull-Up Resistors
OPTIONAL PROCESSING Blank Standard Processing
OPERATING CONDITIONS Industrial (-40°C +85°C) PACKAGE TYPE 44-Pin Plastic Leaded Chip Carrier 044)
SPEED 14.5
Valid Combinations MACH210A-12 MACH210A-14 MACH210-14 MACH210-18 MACH210-24
Valid Combinations Valid Combinations table lists configurations planned supported volume this device. Consult local sales office confirm availability specific valid combinations check newly released combinations.
MACH210-12/14/18/24 (Ind)
FUNCTIONAL DESCRIPTION
MACH210 consists four blocks connected switch matrix. There pins dedicated input pins feeding switch matrix. These signals distributed four blocks efficient design implementation. There clock pins that also used dedicated inputs. MACH210A inputs pins have built-in pull-up resistors. While always good design practice unused pins high, 210A pull-up resistors provide design security stability event that unused pins left disconnected.
Table illustrates which product term clusters available each macrocell within block. Refer Figure cluster macrocell numbers. Table Logic Allocation Macrocell
Output Buried Available Clusters
Blocks
Each block MACH210 (Figure contains 64-product-term logic array, logic allocator, output macrocells, buried macrocells, cells. switch matrix feeds each block with inputs. This makes block look effectively like independent "PAL22V16" with buried macrocells. addition logic product terms, output enable product terms, asynchronous reset product term, asynchronous preset product term provided. output enable product terms chosen within each cell block. flip-flops within block initialized together.
C10, C10, C11, C10, C11, C12, C11, C12, C13, C12, C13, C14, C13, C14, C14,
Macrocell
MACH210 types macrocell: output buried. output macrocells configured either registered, latched, combinatorial, with programmable polarity. macrocell provides internal feedback whether configured with without flipflop. registers configured D-type T-type, allowing product-term optimization. flip-flops individually select clock/ gate pins, which also available data inputs. registers clocked LOW-to-HIGH transition clock signal. latch holds data when gate input HIGH, transparent when gate input LOW. flip-flops also asynchronously initialized with common asynchronous reset preset product terms. buried macrocells same output macrocells they used generating logic. that case, only thing that distinguishes them from output macrocells fact that there cell connection, signal only used internally. buried macrocell also configured input register latch.
Switch Matrix
MACH210 switch matrix inputs feedback signals from blocks. Each block provides internal feedback signals feedback signals. switch matrix distributes these signals back blocks efficient manner that also provides high performance. design software automatically configures switch matrix when fitting design into device.
Product-term Array
MACH210 product-term array consists product terms logic use, special-purpose product terms. special-purpose product terms provide programmable output enable; provides asynchronous reset, provides asynchronous preset.
Logic Allocator
logic allocator MACH210 takes logic product terms allocates them macrocells needed. Each macrocell driven product terms. design software automatically configures logic allocator when fitting design into device.
MACH210-7/10/12/15/20, Q-12/15/20
Cell
cell MACH210 consists three-state output buffer. three-state buffer configured three ways: always enabled, always disabled, controlled product term. product term control chosen, product terms used provide control. product terms that available common cells block. These choices make possible macrocell output, input, bidirectional pin, three-state output driving bus.
Compliance
MACH210A-7/10 fully compliant with Local Specification published Special Interest Group. MACH210A-7/10's predictable timing ensures compliance with specifications independent design. other hand, CPLD FPGA architectures without predictable timing, compliance dependent upon routing product term distribution.
MACH210-7/10/12/15/20, Q-12/15/20
Output Enable Output Enable Asynchronous Reset Asynchronous Preset
Output Macro cell
Cell
Buried Macro cell Cell
Output Macro cell
Buried Macro cell Cell
Logic Allocator
Output Macro cell
Output Macro cell
Buried Macro cell Cell
Switch Matrix
Buried Macro cell Cell
Output Macro cell
Buried Macro cell Cell
Output Macro cell
Buried Macro cell Cell
Output Macro cell
Buried Macro cell Cell
Output Macro cell
Buried Macro cell
CLK0 CLK1
14128I-4
Figure MACH210 Block MACH210-7/10/12/15/20, Q-12/15/20
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
OPERATING RANGES
Commercial Devices Temperature (TA) Operating Free +70°C Supply Voltage (VCC) with Respect Ground +4.75 +5.25
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note Outputs Open (IOUT MHz, 25°C (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. This parameter measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210A-7 (Com'l)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output Setup Time from Input, Feedback Clock D-Type T-Type External Feedback fMAX Maximum Frequency Register Data Hold Time Clock Output Clock Width HIGH D-Type T-Type D-Type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup D-Type T-Type tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Register Clock Width HIGH 166.7 T-Type 166.7 Unit
MACH210A-7 (Com'l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (continued)
Parameter Symbol tIGS tWIGL tPDLL tARW tARR tAPW tAPR Parameter Description Input Latch Gate Output Latch Setup Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width Asynchronous Reset Recovery Time Asynchronous Preset Registered Latched Output Asynchronous Preset Width Asynchronous Preset Recovery Time Input, I/O, Feedback Output Enable Input, I/O, Feedback Output Disable 11.5 Unit
Note: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected.
MACH210A-7 (Com'l)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
OPERATING RANGES
Commercial Devices Temperature (TA) Operating Free +70°C Supply Voltage (VCC) with Respect Ground +4.75 +5.25
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210A-10/12 (Com'l)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-Type T-Type D-Type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS 1/(tS T-Type D-Type T-Type tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup HIGH 1/(tWICL tWICH) 83.3 D-Type T-Type 66.7 62.5 83.3 76.9 83.3 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210A-10/12 (Com'l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tWIGL tPDLL tARW tARR tAPW tAPR Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210A-10/12 (Com'l)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
INDUSTRIAL OPERATING RANGES
Temperature (TA) Operating Free -40°C +85°C Supply Voltage (VCC) with Respect Ground +4.5 +5.5
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210A-12/14 (Ind)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-Type T-Type D-Type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS 1/(tS T-Type 72.5 14.5 D-Type T-Type tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup 10.5 13.5 HIGH 1/(tWICL tWICH) 19.5 14.5 66.5 20.5 D-Type T-Type 61.5 66.5 14.5 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210A-12/14 (Ind)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tWIGL tPDLL tARW tARR tAPW tAPR Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note 14.5 14.5 14.5 19.5 14.5 19.5 19.5 19.5 Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210A-12/14 (Ind)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
OPERATING RANGES
Commercial Devices Temperature (TA) Operating Free +70°C Supply Voltage (VCC) with Respect Ground +4.75 +5.25
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210-12/15/20 (Com'l)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-type T-type D-type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS 1/(tWL tWH) T-type 66.7 62.5 83.3 76.9 83.3 D-type T-type tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup HIGH 1/(tWICL tWICH) 83.3 83.3 62.5 D-type T-type 47.6 66.6 62.5 83.3 38.5 47.6 62.5 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210-12/15/20 (Com'l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tWIGL tPDLL tARW tARR tAPW tAPR Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210-12/15/20 (Com'l)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature With Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current -40°C +85°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
INDUSTRIAL OPERATING RANGES
Ambient Temperature (TA) Operating Free -40°C +85°C Supply Voltage (VCC) with Respect Ground +4.5 +5.5
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -160 Unit
Notes: These absolute values with respect device ground overshoots system and/or tester noise included. leakage worst case IOZL IOZH more than output should shorted time. Duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210-14/18/24 (Ind)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-type T-type D-type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS tWIGL tPDLL 1/(tWL tWH) T-type 61.5 66.5 D-type T-type Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches 19.5 HIGH 1/(tWICL tWICH 14.5 66.5 20.5 14.5 19.5 19.5 66.5 26.5 25.5 25.5 32.5 20.5 D-type T-type 66.5 13.5 26.5 14.5 13.5 30.5 34.5 14.5 14.5 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210-14/18/24 (Ind)
SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tARW tARR tAPW tAPR Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note 14.5 14.5 14.5 14.5 19.5 19.5 Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210-14/18/24 (Ind)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
OPERATING RANGES
Commercial Devices Temperature (TA) Operating Free +70°C Supply Voltage (VCC) with Respect Ground +4.75 +5.25
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210AQ-12 (Com'l)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output Clock Width External Feedback fMAX Maximum Frequency (Note Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup D-type T-type HIGH 83.3 HIGH D-type T-type D-type T-type 55.6 52.6 83.3 76.9 83.3 D-type T-type Unit
MACH210AQ-12 (Com'l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note (continued)
Parameter Symbol tWIGL tPDLL tARW tARR tAPW tAPR Parameter Description Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable Input, I/O, Feedback Output Disable Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions.
MACH210AQ-12 (Com'l)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature with Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current +70°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
OPERATING RANGES
Commercial Devices Temperature (TA) Operating Free +70°C Supply Voltage (VCC) with Respect Ground +4.75 +5.25
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system tester noise included. leakage worst case IOZL IOZH). more than output should shorted time duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210AQ-15/20 (Com'l)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-type T-type D-type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS 1/(tS T-type D-type T-type 47.6 58.8 55.5 76.9 71.4 D-type T-type tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup HIGH 1/(tWICL tWICH) 83.3 62.5 D-type T-type 38.4 45.4 43.4 58.8 55.5 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210AQ-15/20 (Com'l)
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tWIGL tPDLL tARW tARR tAPW tAPR Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210AQ-15/20 (Com'l)
ABSOLUTE MAXIMUM RATINGS
Storage Temperature -65°C +150°C Ambient Temperature With Power Applied -55°C +125°C Supply Voltage with Respect Ground -0.5 +7.0 Input Voltage -0.5 VCC+ Output Voltage -0.5 Static Discharge Voltage 2001 Latchup Current -40°C +85°C)
Stresses above those listed under Absolute Maximum Ratings cause permanent device failure. Functionality above these limits implied. Exposure Absolute Maximum Ratings extended periods affect device reliability. Programming conditions differ.
INDUSTRIAL OPERATING RANGES
Ambient Temperature (TA) Operating Free -40°C +85°C Supply Voltage (VCC) with Respect Ground +4.5 +5.5
Operating ranges define those limits between which functionality device guaranteed.
CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified
Parameter Symbol IOZH IOZL Parameter Description Output HIGH Voltage Output Voltage Input HIGH Voltage Input Voltage Input HIGH Leakage Current Input Leakage Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current Output Short-Circuit Current Supply Current (Typical) Test Conditions -3.2 Guaranteed Input Logical HIGH Voltage Inputs (Note Guaranteed Input Logical Voltage Inputs (Note 5.25 (Note (Note VOUT 5.25 (Note VOUT (Note VOUT (Note 25°C, (Note -100 -100 -160 Unit
Notes: These absolute values with respect device ground overshoots system and/or tester noise included. leakage worst case IOZL IOZH more than output should shorted time. Duration short-circuit should exceed second. VOUT been chosen avoid test problems caused tester ground degradation. Measured with 16-bit up/down counter pattern. This pattern programmed each block capable being loaded, enabled, reset.
MACH210AQ-18/24 (Ind)
CAPACITANCE (Note
Parameter Symbol COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VOUT 25°C, Unit
SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note
Parameter Symbol Parameter Description Input, I/O, Feedback Combinatorial Output (Note Setup Time from Input, I/O, Feedback Clock Register Data Hold Time Clock Output (Note Clock Width External Feedback fMAX Maximum Frequency (Note 1/(tS tCO) HIGH D-type T-type D-type Internal Feedback (fCNT) Feedback tGWL tPDL tSIR tHIR tICO tICS tWICL tWICH fMAXIR tSIL tHIL tIGO tIGOL tSLL tIGS tWIGL tPDLL 1/(tS T-type D-type T-type 61.5 20.5 D-type T-type Input Register Clock Width Maximum Input Register Frequency Input Latch Setup Time Input Latch Hold Time Input Latch Gate Combinatorial Output Input Latch Gate Output Through Transparent Output Latch Setup Time from Input, I/O, Feedback Through Transparent Input Latch Output Latch Gate Input Latch Gate Output Latch Setup Input Latch Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latches HIGH 1/(tWICL tWICH 20.5 66.5 26.5 26.5 32.5 26.5 D-type T-type 30.5 34.5 20.5 20.5 Unit
Setup Time from Input, I/O, Feedback Gate Latch Data Hold Time Gate Output (Note Gate Width Input, I/O, Feedback Output Through Transparent Input Output Latch Input Register Setup Time Input Register Hold Time Input Register Clock Combinatorial Output Input Register Clock Output Register Setup
MACH210AQ-18/24 (Ind)
SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note (continued)
Parameter Symbol Parameter Description tARW tARR tAPW tAPR Asynchronous Reset Registered Latched Output Asynchronous Reset Width (Note Asynchronous Reset Recovery Time (Note Asynchronous Preset Registered Latched Output Asynchronous Preset Width (Note Asynchronous Preset Recovery Time (Note Input, I/O, Feedback Output Enable (Note Input, I/O, Feedback Output Disable (Note Unit
Notes: These parameters 100% tested, evaluated initial characterization time design modified where capacitance affected. Switching Test Circuit, test conditions. Parameters measured with outputs switching.
MACH210AQ-18/24 (Ind)
TYPICAL CURRENT VOLTAGE (I-V) CHARACTERISTICS
25°C
(mA) -1.0 -0.8 -0.6 -0.4 -0.2
14128I-5
Output,
(mA) -100 -125 -150
14128I-6
Output, HIGH (mA)
-100
14128I-7
Input MACH210-7/10/12/15/20, Q-12/15/20
TYPICAL CHARACTERISTICS
25°C
MACH210A MACH210
(mA) MACH210AQ
14128I-8
Frequency (MHz)
selected "typical" pattern 16-bit up/down counter. This pattern programmed each block capable being loaded, enabled, reset. Maximum frequency shown uses internal feedback D-type register.
MACH210-7/10/12/15/20, Q-12/15/20
TYPICAL THERMAL CHARACTERISTICS
Measured 25°C ambient. These parameters tested.
Parameter Symbol Parameter Description Thermal impedance, junction case Thermal impedance, junction ambient Thermal impedance, junction ambient with flow lfpm lfpm lfpm lfpm TQFP 11.3 33.7 32.6 PLCC Unit °C/W °C/W °C/W °C/W °C/W °C/W
Plastic Considerations
data listed plastic reference only recommended calculating junction temperatures. heat-flow paths plastic-encapsulated devices complex, making measurement relative specific location package surface. Tests indicate this measurement reference point directly below die-attach area bottom center package. Furthermore, tests packages performed constant-temperature bath, keeping package surface constant temperature. Therefore, measurements only used similar environment.
MACH210-7/10/12/15/20, Q-12/15/20
SWITCHING WAVEFORMS
Input, I/O, Feedback
Combinatorial Output
14128I-9
Combinatorial Output
Input, I/O, Feedback Clock Registered Output
Input, I/O, Feedback Gate tPDL
14128I-10
14128I-11
Latched
Registered Output
Latched Output (MACH
Clock
14128I-12
Gate tGWS
14128I-13
Clock Width
Gate Width (MACH
Registered Input tSIR Input Register Clock Combinatorial Output tICO
tHIR
Registered Input Input Register Clock Output Register Clock
tICS
14128I-15
14128I-14
Registered Input (MACH
Input Register Output Register Setup (MACH
Notes: Input pulse amplitude Input rise fall times ns-4 typical.
MACH210-7/10/12/15/20, Q-12/15/20
SWITCHING WAVEFORMS
Latched tSIL Gate
tHIL tIGO
Combinatorial Output
14128I-16
Latched Input (MACH
tPDLL Latched Latched Input Latch Gate tIGOL
tIGS Output Latch Gate
tSLL
14128I-17
Latched Input Output (MACH
Notes: Input pulse amplitude Input rise fall times ns-4 typical.
MACH210-7/10/12/15/20, Q-12/15/20
SWITCHING WAVEFORMS
tWICH Clock tWICL
14128I-18
Input Latch Gate tWIGL
14128I-19
Input Register Clock Width (MACH
Input Latch Gate Width (MACH
tARW Input, I/O, Feedback Registered Output tARR Clock
14128I-20
tAPW Input, I/O, Feedback Registered Output tAPR Clock
14128I-21
Asynchronous Reset
Asynchronous Preset
Input, I/O, Feedback Outputs 0.5V 0.5V
14128I-22
Output Disable/Enable
Notes: Input pulse amplitude Input rise fall times ns-4 typical.
MACH210-7/10/12/15/20, Q-12/15/20
SWITCHING WAVEFORMS
WAVEFORM INPUTS Must Steady Change from Change from Don't Care, Change Permitted Does Apply OUTPUTS Will Steady Will Changing from Will Changing from Changing, State Unknown Center Line HighImpedance "Off" State
KS000010-PAL
SWITCHING TEST CIRCUIT
Output Test Point
14128I-23
Commercial Specification tPD, Closed Open Closed Open Closed
Measured Output Value
*Switching several outputs simultaneously should avoided accurate measurement.
MACH210-7/10/12/15/20, Q-12/15/20
fMAX PARAMETERS
parameter fMAX maximum clock rate which device guaranteed operate. Because flexibility inherent programmable logic devices offers choice clocked flip-flop designs, fMAX specified three types synchronous designs. first type design state machine with feedback signals sent off-chip. This external feedback could back device inputs, second device multi-chip state machine. slowest path defining period clock-to-output time input setup time external signals tCO). reciprocal, fMAX, maximum frequency with external feedback conjunction with equivalent speed device. This fMAX designated "fMAX external." second type design single-chip state machine with internal feedback only. this case, flip-flop inputs defined device inputs flip-flop outputs. Under these conditions, period limited internal delay from flip-flop outputs through internal feedback logic flip-flop inputs. This fMAX designated "fMAX internal". simple internal counter good example this type design; therefore, this parameter sometimes called "fCNT." third type design simple data path application. this case, input data presented flip-flop clocked through; feedback employed. Under these conditions, period limited data setup time data hold time tH). However, lower limit period each fMAX type minimum clock period (tWH tWL). Usually, this minimum clock period determines period third fMAX, designated "fMAX feedback." devices with input registers, additional fMAX parameter specified: fMAXIR. Because this involves feedback, calculated same fMAX feedback. minimum period will limited either setup hold times (tSIR tHIR) clock widths (tWICL tWICH). clock widths normally limiting parameters, that fMAXIR specified 1/(tWICL tWICH). Note that both input output registers same path, overall frequency will limited tICS. frequencies except fMAX internal calculated from other measured parameters. fMAX internal measured directly.
(SECOND CHIP) LOGIC REGISTER LOGIC REGISTER
fMAX External; 1/(tS tCO)
fMAX Internal (fCNT)
LOGIC
REGISTER
REGISTER
LOGIC
tSIR
tHIR fMAXIR 1/(tSIR tHIR) 1/(tWICL tWICH)
14128I-24
fMAX Feedback; 1/(tS 1/(tWH tWL)
MACH210-7/10/12/15/20, Q-12/15/20
ENDURANCE CHARACTERISTICS
MACH families manufactured using AMD's advanced Electrically Erasable process. This technology uses cell replace fuse link used bipolar parts. result, device erased reprogrammed, feature which allows 100% testing factory.
Endurance Characteristics
Parameter Symbol Parameter Description Pattern Data Retention Time Reprogramming Cycles Units Years Years Cycles Test Conditions Storage Temperature Operating Temperature Normal Programming Conditions
MACH210-7/10/12/15/20, Q-12/15/20
INPUT/OUTPUT EQUIVALENT SCHEMATICS
Protection
Input
Preload Circuitry
Feedback Input
14128I-25
MACH210-7/10/12/15/20, Q-12/15/20
POWER-UP RESET
MACH devices have been designed with capability reset during system power-up. Following powerup, flip-flops will reset LOW. output state will depend logic polarity. This feature provides extra flexibility designer especially valuable simplifying state machine initialization. timing diagram parameter table shown below. synchronous operation power-up reset
Parameter Symbol
wide range ways rise steady state, conditions required insure valid power-up reset. These conditions are: rise must monotonic. Following reset, clock input must driven from HIGH until applicable input feedback setup times met.
Parameter Descriptions Power-Up Reset Time Input Feedback Setup Time Clock Width
Switching Characteristics
Unit
Power
Registered Output
Clock
14128I-26
Power-Up Reset Waveform
MACH210-7/10/12/15/20, Q-12/15/20
USING PRELOAD OBSERVABILITY
order testable, circuit must both controllable observable. achieve this, MACH devices incorporate register preload observability. preload mode, each flip-flop MACH device loaded from pins, order perform functional testing complex state machines. Register preload makes possible series tests from known starting state, load illegal states test proper recovery. This ability control MACH device's internal state shorten test sequences, since easier reach state interest. observability function makes possible internal state buried registers during test overriding each register's output enable activating output buffer. values stored output buried registers then observed pins. Without this feature, thorough functional test would impossible designs with buried registers. While implementation testability features fairly straightforward, care must taken certain instances insure valid testing. case involves asynchronous reset preset. MACH registers drive asynchronous reset preset lines preloaded such that reset preset asserted, reset preset remove preloaded data. This illustrated Figure Care should taken when planning functional tests, that states that will cause unexpected resets presets preloaded. Another case aware arises testing combinatorial logic. When output configured combinatorial, observability feature forces output into registered mode. When this happens, product terms forced zero, which eliminates combinatorial data. straight combinatorial output, correct value will restored after preload observe function, there will problem. function implements combinatorial latch, however, relies feedback hold correct value, shown Figure this value change during preload observe operation, cannot count data being correct after operation. insure valid testing these cases, outputs that combinatorial latches should tested immediately following preload observe sequence, should first restored known state. MACH devices support both preload observability. Contact individual programming vendors order verify programmer support.
Reset Figure Combinatorial Latch
14128I-28
Preloaded HIGH
Preloaded HIGH
Preload Mode
Figure Preload/Reset Conflict
14128I-27
MACH210-7/10/12/15/20, Q-12/15/20
DEVELOPMENT SYSTEMS (subject change) more information products listed below, please consult FusionPLD Catalog.
MANUFACTURER
Advanced Micro Devices, Inc. P.O. 3453, 1028 Sunnyvale, 94088-3543 (800) 222-9323 (408) 732-2400 Advanced Micro Devices, Inc. P.O. 3453, 1028 Sunnyvale, 94088-3543 (800) 222-9323 (408) 732-2400 Advanced Micro Devices, Inc. P.O. 3453, 1028 Sunnyvale, 94088-3543 (800) 222-9323 (408) 732-2400 Advanced Micro Devices, Inc. P.O. 3453, 1028 Sunnyvale, 94088-3543 (800) 222-9323 (408) 732-2400 Cadence Design Systems River Oaks Pkwy Jose, 95134 (408) 943-1234 Capilano Computing Quayside Dr., Suite Westminster, B.C. Canada (800) 444-9064 (604) 552-6200 CINA, Inc. P.O. 4872 Mountain View, 94040 (415) 940-1723 Data Corporation 10525 Willows Road N.E. P.O. 97046 Redmond, 98073-9746 (800) 332-8246 (206) 881-6444 GmbH Busenstrasse D-8033 Martinsried, Munich, Germany (89) 857-6667 ISDATA GmbH Daimlerstr. D7500 Karlsruhe Germany Germany: 0721/75 U.S.: (510) 531-8553 Logic Modeling 19500 Gibbs P.O. Beaverton, 97075 (503) 690-6900 Logical Devices, Inc. Military Trail Deerfield Beach, 33442 (800) 331-7766 (305) 428-6868
SOFTWARE DEVELOPMENT SYSTEMS
MACHXL® Software Ver.
Design Center/AMD Software
AMD-ABEL Software Data MACH Fitters
PROdeveloper/AMD Software PROsynthesis/AMD Software ComposerPICDesigner (Requires MACH Fitter) Verilog, LeapFrog, RapidSim Simulators (Models also available from Logic Modeling) Ver.
MacABELSoftware (Requires SmartPart MACH Fitter)
SmartCAT Circuit Analyzer
ABELTM-5 Software (Requires MACH Fitter) SynarioSoftware
PLDSim
LOG/iCSoftware (Requires MACH Fitter)
SmartModel® Library
CUPLSoftware
MACH210-7/10/12/15/20, Q-12/15/20
DEVELOPMENT SYSTEMS (subject change) (continued)
MANUFACTURER
Mentor Graphics Corp. 8005 S.W. Boeckman Wilsonville, 97070-7777 (800) 547-3000 (503) 685-7000 MicroSim Corp. Fairbanks Irvine, 92718 (714) 770-3022 MINC Incorporated 6755 Earl Drive, Suite Colorado Springs, 80918 (800) 755-FPGA (719) 590-1155 OrCAD 3175 N.W. Aloclek Hillsboro, 97124 (503) 690-9881 SUSIE-CAD 10000 Nevada Highway, Suite Boulder City, 89005 (702) 293-2271 Teradyne Harrison Ave. Boston, 02118 (800) 777-2432 (617) 422-2793 Viewlogic Systems, Inc. Boston Post Road West Marlboro, 01752 (800) 442-4660 (508) 480-0881
SOFTWARE DEVELOPMENT SYSTEMS
PLDSynthesis(Requires MACH Fitter) QuickSim Simulator (Models also available from Logic Modeling)
Design Center Software (Requires MACH Fitter)
PLDesignerTM-XL Software (Requires MACH Fitter)
Programmable Logic Design Tools 386+ Schematic Design Tool 386+ Digital Simulation Tools
SUSIESimulator
MultiSIM Interactive Simulator LASAR
ViewPLD PROPLD (Requires PROSim Simulator MACH Fitter) ViewSim Simulator (Models ViewSim also available from Logic Modeling)
MANUFACTURER
Acugen Software, Inc. 427-3 Amherst St., Suite Nashua, 03063 (603) 891-1995 GmbH Busenstrasse D-8033 Martinsried, Munich, Germany (87) 857-6667
TEST GENERATION SYSTEM
ATGENTest Generation Software
PLDCheck
Advanced Micro Devices responsible information relating products third parties. inclusion such information representation endorsement these products.
MACH210-7/10/12/15/20, Q-12/15/20
APPROVED PROGRAMMERS (subject change)
more information products listed below, please consult FusionPLD Catalog.
MANUFACTURER
Advin Systems, Inc. 1050-L East Duane Ave. Sunnyvale, 94086 (408) 243-7000 Microsystems Post Houston, 77055-7237 (800) 225-2102 (713) 688-4600 Data Corporation 10525 Willows Road N.E. P.O. 97046 Redmond, 98073-9746 (800) 332-8246 (206) 881-6444 Logical Devices Inc./Digelec Military Trail Deerfield Beach, 33442 (800) 331-7766 (305) 428-6868 North America, Inc. 16522 135th Place Redmond, 98052 (800) 722-4122 Grund D-7988 Vangen Allgau, Germany 07522-5018 Stag Microsystems Inc. 1600 Wyatt Suite Santa Clara, 95054 (408) 988-1118 Stag House Martinfield, Welwyn Garden City Herfordshire 707-332148 System General Park Victoria Milpitas, 95035 (408) 263-6667 Alley Lane Shing Rd., Shin Diau Taipei, Taiwan 2-917-3005
PROGRAMMER CONFIGURATION
Pilot
BP1200
UniSite
Model 3900
AutoSite
ALLPROTM-88
Sprint/Expert
Stag Quazar
Turpro-1
APPROVED ON-BOARD PROGRAMMERS
MANUFACTURER
Corelis, Inc. 12607 Hidden Creek Way, Suite Cerritos, California 70703 (310) 926-6727 Advanced Micro Devices P.O. 3453, MS-1028 Sunnyvale, 94088-3453 (800) 222-9323
PROGRAMMER CONFIGURATION
JTAG PROG
MACHpro
MACH210-7/10/12/15/20, Q-12/15/20
PROGRAMMER SOCKET ADAPTERS (subject change)
MANUFACTURER
Corporation P.O. Patterson, 95363 (209) 892-3270 Emulation Technology 2344 Walsh Ave., Bldg. Santa Clara, 95051 (408) 982-0660 Logical Systems Corp. P.O. 6184 Syracuse, 13217-6184 (315) 478-0722 Procon Technologies, Inc. 1333 Lawrence Expwy, Suite Santa Clara, 95051 (408) 246-4456
PART NUMBER
Contact Manufacturer
Contact Manufacturer
Contact Manufacturer
Contact Manufacturer
MACH210-7/10/12/15/20, Q-12/15/20
PHYSICAL DIMENSIONS* 44-Pin Plastic Leaded Chip Carrier (measured inches)
.685 .695
.650 .656
.042 .056
.062 .083
I.D. .685 .695 .650 .656 .500 .590 .630
.013 .021
.026 .032
.050
.009 .015
.090 .120 .165 .180
SEATING PLANE
VIEW
SIDE VIEW
16-038-SQ DA78 6-28-94
MACH210-7/10/12/15/20, Q-12/15/20
PHYSICAL DIMENSIONS* PQT044 44-Pin Thin Quad Flat Pack (measured millimeters)
11.80 12.20 9.80 10.20
9.80 10.20 11.80 12.20
0.95 1.05 1.20
16-038-PQT-2_AH 5-4-95
1.00 REF.
0.30 0.45
0.80
*For reference only. ANSI standard Basic Space Centering.
Trademarks Copyright 1995 Advanced Micro Devices, Inc. rights reserved. AMD, logo, MACH, registered trademarks Advanced Micro Devices, Inc. Product names used this publication identification purposes only trademarks their respective companies.
MACH210-7/10/12/15/20, Q-12/15/20

Other recent searches


XC9536 - XC9536   XC9536 Datasheet
XC9500 - XC9500   XC9500 Datasheet
SP418R - SP418R   SP418R Datasheet
PCK2010R - PCK2010R   PCK2010R Datasheet
NMC27C16B - NMC27C16B   NMC27C16B Datasheet
LS02-1A66-PA-1000W - LS02-1A66-PA-1000W   LS02-1A66-PA-1000W Datasheet
CY7C1311CV18 - CY7C1311CV18   CY7C1311CV18 Datasheet
CY7C1911CV18 - CY7C1911CV18   CY7C1911CV18 Datasheet
CY7C1313CV18 - CY7C1313CV18   CY7C1313CV18 Datasheet
CY7C1315CV18 - CY7C1315CV18   CY7C1315CV18 Datasheet
AD7818 - AD7818   AD7818 Datasheet
2SD1238L - 2SD1238L   2SD1238L Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive