| |
Datasheet Home \ Datasheet Details
Download
PDF Abstract Text:
MPLDs
Mask-Programmed Logic Devices
MPLDs
Mask-Programmed Logic Devices
Data Sheet
June 1996, ver. 4
Features
Masked versions of Altera programmable logic devices (PLDs) Reduced cost for high-volume production Available for all Altera devices Pin-, function-, and timing-compatible with original device Conversion process performed by Altera Fast turn-around to shorten time-to-market Low power consumption
General Description
Altera Mask-Programmed Logic Devices (MPLDs) provide a masked alternative to PLDs. By using a generic CMOS process and removing all programmable cells, Altera passes considerable savings on to customers who anticipate high-volume production. In addition, Altera performs the PLD-to-MPLD conversion so that customer redesign effort is not required. The combination of Altera PLDs and MPLDs provides the best of both worlds: the fast time-to-market of PLDs, and the low cost of MPLDs. See Figure 1.
Figure 1. High-Volume Production Flow with Altera PLDs & MPLDs
Prototyping & Field Trials Initial Volume Production
User-Programmable PLDs
Continued Volume Production
MPLD Prototyping
MPLD Production
MPLDs
MPLD Compatibility
Each Altera MPLD is pin-, function-, and timing-compatible with the original PLD. This compatibility ensures that the MPLD can replace the original Altera device, while providing lower cost and maintaining the production flow. In addition, the MPLD typically consumes less power than the equivalent PLD, depending on the design and operating conditions.
Altera Corporation
A-DS-MPLD-04
MPLDs: Mask-Programmed Logic Devices Data Sheet
Quick, Seamless Conversion
Go to the MPLD Conversion Information & Order Forms workbook, available from an Altera sales representative, for the instructions and forms necessary to initiate the PLD-to-MPLD conversion. The MPLD conversion flow chart shows how easily a programmable Altera device can be converted into an MPLD. See Figure 2.
Altera Corporation
MPLDs: Mask-Programmed Logic Devices Data Sheet
Figure 2. MPLD Conversion Flow
Customer
Submit Design Packet & Order Review Design & Order
Altera
Accept Order
Architectural Translation
Simulation & Comparison
Layout
Extract Parasitic Capacitance
Conversion
Simulation & Comparison
Wafer Fabrication
Package Assembly
Test & Ship Prototypes Evaluate Prototypes
Prototype Evaluation
Prototype Approval Ship MPLDs
Production
Conclusion
The two most important design goals for engineers today are reducing time-to-market and minimizing system cost. Together, Altera PLDs and MPLDs provide a solution that addresses these concerns, allowing companies to take products to market quickly, lower the end-product cost, and eliminate the risks associated with ASIC design conversions.
Altera Corporation
|