Compatible with MCS-51Products Bytes Reprogrammable Flash Memory

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Compatible with MCS-51Products Bytes Reprogrammable Flash Memory

Datasheet Thumbnail

Top Searches for this datasheet

AT89LV51
Compatible with MCS-51Products Bytes Reprogrammable Flash Memory
Endurance: 1,000 Write/Erase Cycles 2.7V Operating Range Fully Static Operation: Three-Level Program Memory Lock 8-Bit Internal Programmable Lines 16-Bit Timer/Counters Interrupt Sources Programmable Serial Channel Power Idle Power Down Modes
Description
AT89LV51 low-voltage, high-performance CMOS 8-bit microcomputer with bytes Flash Programmable Erasable Read Only Memory. device manufactured using Atmel's high density nonvolatile memory technology compatible with industry standard MCS-51instruction pinout. on-chip Flash allows program memory reprogrammed in-system conventional nonvolatile memory programmer. combining versatile 8-bit with Flash monolithic chip, Atmel AT89LV51 powerful microcomputer which provides highly flexible cost effective solution many embedded control applications. PDIP
8-Bit Microcontroller with Bytes Flash AT89LV51
Configurations
TQFP
(AD0) (AD1) (AD2) (AD3)
P1.5 P1.6 P1.7 P3.0 P3.1 P3.2 P3.3 P3.4 P3.5
P1.4 P1.3 P1.2 P1.1 P1.0 P0.0 P0.1 P0.2 P0.3
INDEX CORNER
(RXD) (TXD) (INT0) (INT1) (T0) (T1)
(WR) P3.6 (RD) P3.7 (A8) P2.0 (A9) P2.1 (A10) P2.2 (A11) P2.3 (A12) P2.4
(RXD) (TXD) (INT0) (INT1) (T0) (T1)
P1.5 P1.6 P1.7 P3.0 P3.1 P3.2 P3.3 P3.4 P3.5
(WR) P3.6 (RD) P3.7 (A8) P2.0 (A9) P2.1 (A10) P2.2 (A11) P2.3 (A12) P2.4
P1.4 P1.3 P1.2 P1.1 P1.0 P0.0 P0.1 P0.2 P0.3
P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13)
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 (RXD) P3.0 (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 (WR) P3.6 (RD) P3.7
P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13) P2.4 (A12) P2.3 (A11) P2.2 (A10) P2.1 (A9) P2.0 (A8)
PLCC
(AD0) (AD1) (AD2) (AD3)
INDEX CORNER
P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13)
Block Diagram
AT89LV51
AT89LV51
AT89LV51 provides following standard features: bytes Flash, bytes RAM, lines, timer/counters, five vector two-level interrupt architecture, full duplex serial port, on-chip oscillator clock circuitry. addition, AT89LV51 designed with static logic operation down zero frequency supports software selectable power saving modes. Idle Mode stops while allowing RAM, timer/ counters, serial port interrupt system continue functioning. Power Down Mode saves contents freezes oscillator disabling other chip functions until next hardware reset. when emitting During accesses external data memory that 8-bit addresses (MOVX RI), Port emits contents Special Function Register. Port also receives high-order address bits some control signals during Flash programming verification. Port Port 8-bit bidirectional port with internal pullups. Port output buffers sink/source four inputs. When written Port pins they pulled high internal pullups used inputs. inputs, Port pins that externally being pulled will source current (IIL) because pullups. Port also serves functions various special features AT89LV51 listed below:
Port P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 Alternate Functions (serial input port) (serial output port) INT0 (external interrupt INT1 (external interrupt (timer external input) (timer external input) (external data memory write strobe) (external data memory read strobe)
Description
Supply voltage. Ground. Port Port 8-bit open drain bidirectional port. output port each sink eight inputs. When written port pins, pins used highimpedance inputs. Port also configured multiplexed loworder address/data during accesses external program data memory. this mode internal pullups. Port also receives code bytes during Flash programming, outputs code bytes during program verification. External pullups required during program verification. Port Port bidirectional port with internal pullups. Port output buffers sink/source four inputs. When written Port pins they pulled high internal pullups used inputs. inputs, Port pins that externally being pulled will source current (IIL) because internal pullups. Port also receives low-order address bytes during Flash programming verification. Port Port 8-bit bidirectional port with internal pullups. Port output buffers sink/source four inputs. When written Port pins they pulled high internal pullups used inputs. inputs, Port pins that externally being pulled will source current (IIL) because internal pullups. Port emits high-order address byte during fetches from external program memory during accesses external data memory that addresses (MOVX DPTR). this application uses strong internal pullups
Port also receives some control signals Flash programming verification. Reset input. high this machine cycles while oscillator running resets device. ALE/PROG Address Latch Enable output pulse latching byte address during accesses external memory. This also program pulse input (PROG) during Flash programming. normal operation emitted constant rate oscillator frequency, used external timing clocking purposes. Note, however, that pulse skipped during each access external Data Memory. PSEN Program Store Enable read strobe external program memory. When AT89LV51 executing code from external program memory, PSEN activated twice each machine cycle, except that PSEN activations skipped during each access external data memory.
EA/VPP External Access Enable. must strapped order enable device fetch code from external program memory locations starting 0000H FFFFH. Note, however, that lock programmed, will internally latched reset. should strapped internal program executions. This also receives 12-volt programming enable voltage during Flash programming, when 12-volt programming selected. XTAL1 Input inverting oscillator amplifier input internal clock operating circuit. XTAL2 Output from inverting oscillator amplifier. Table AT89LV51 Reset Values
0F8H 0F0H 0E8H 0E0H 0D8H 0D0H 0C8H 0C0H 0B8H 0B0H 0A8H 0A0H XX000000 11111111 0X000000 11111111 SCON 00000000 11111111 TCON 00000000 11111111 00000000 T2CON 00000000 00000000 00000000
Special Function Registers
on-chip memory area called Special Function Register (SFR) space shown Table Note that addresses occupied, unoccupied addresses implemented chip. Read accesses these addresses will general return random data, write accesses will have indeterminate effect. User software should write these unlisted locations, since they used future products invoke features. that case, reset inactive values bits will always Timer Timer Timer AT89LV51 operate same Timer Timer AT89C51.
0FFH 0F7H 0EFH 0E7H 0DFH 0D7H T2MOD XXXXXX00 RCAP2L 00000000 RCAP2H 00000000 00000000 00000000 0CFH 0C7H 0BFH 0B7H 0AFH 0A7H SBUF XXXXXXXX TMOD 00000000 00000111 00000000 00000000 00000000 00000000 00000000 00000000 PCON 0XXX0000
AT89LV51
AT89LV51
Oscillator Characteristics
XTAL1 XTAL2 input output, respectively, inverting amplifier which configured on-chip oscillator, shown Figure Either quartz crystal ceramic resonator used. drive device from external clock source, XTAL2 should left unconnected while XTAL1 driven shown Figure There requirements duty cycle external clock signal, since input internal clocking circuitry through divide-by-two flip-flop, minimum maximum voltage high time specifications must observed Figure Oscillator Connections
XTAL2
XTAL1
Idle Mode
idle mode, puts itself sleep while onchip peripherals remain active. mode invoked software. content on-chip special functions registers remain unchanged during this mode. idle mode terminated enabled interrupt hardware reset. should noted that when idle terminated hardware reset, device normally resumes program execution, from where left off, machine cycles before internal reset algorithm takes control. On-chip hardware inhibits access internal this event, access port pins inhibited. eliminate possibility unexpected write port when Idle terminated reset, instruction following that invokes Idle should that writes port external memory.
Notes: Crystals Ceramic Resonators
Figure External Clock Drive Configuration
XTAL2
EXTERNAL OSCILLATOR SIGNAL
XTAL1
Status External Pins During Idle Power Down
Mode Idle Idle Power Down Power Down Program Memory Internal External Internal External PSEN PORT0 Data Float Data Float PORT1 Data Data Data Data PORT2 Data Address Data Data PORT3 Data Data Data Data
Power Down Mode
power down mode oscillator stopped, instruction that invokes power down last instruction executed. on-chip Special Function Registers retain their values until power down mode terminated. only exit from power down hardware reset.
Reset redefines SFRs does change on-chip RAM. reset should activated before restored normal operating level must held active long enough allow oscillator restart stabilize.
Lock Protection Modes
Program Lock Bits Note: Protection Type
program lock features. MOVC instructions executed from external program memory disabled from fetching code bytes from internal memory, sampled latched reset, further programming Flash disabled. Same mode also verify disabled. Same mode also external execution disabled.
lock bits only erased with Chip Erase operation.
Program Memory Lock Bits
chip three lock bits which left unprogrammed programmed obtain additional features listed table below: When lock programmed, logic level sampled latched during reset. device powered without reset, latch initializes random value, holds that value until reset activated. necessary that latched value agreement with current logic level that order device function properly.
Top-Side Mark
Signature
AT89LV51 xxxx yyww (030H)=1EH (031H)=61H (032H)=FFH
Programming Flash
AT89LV51 normally shipped with on-chip Flash memory array erased state (i.e. contents=FFH) ready programmed. respective top-side marking device signature codes listed below:
AT89LV51 code memory array programmed byteby-byte. program non-blank byte on-chip Flash Code Memory, entire memory must erased using Chip Erase Mode. Programming Algorithm: Before programming AT89LV51, address, data control signals should according Flash programming mode table Figure Figure program AT89LV51, following sequence should followed: Input desired memory location address lines. Input appropriate data byte data lines. Activate correct combination control signals.
AT89LV51
AT89LV51
Raise EA/VPP high-voltage programming mode. Pulse ALE/PROG once program byte Flash array lock bits. byte-write cycle self-timed typically takes more than Repeat steps through changing address data entire array until object file reached. Data Polling: AT89LV51 features Data Polling indicate write cycle. During write cycle, attempted read last byte written will result complement written data PO.7. Once write cycle been completed, true data valid outputs, next cycle begin. Data Polling begin time after write cycle been initiated. Ready/Busy: progress byte programming also monitored RDY/BSY output signal. P3.4 pulled after goes high during programming indicate BUSY. P3.4 pulled high again when programming done indicate READY. Program Verify: lock bits have been programmed, programmed code data read back address data lines verification. lock bits cannot verified directly. Verification lock bits achieved observing that their features enabled. Chip Erase: entire Flash array lock bits erased electrically using proper combination control signals holding ALE/PROG code array written with "1"s. chip erase operation must executed before code memory re-programmed. Reading Signature Bytes: signature bytes read same procedure normal verification locations 030H 031H, except that P3.6 P3.7 need pulled logic low. values returned are: (030H) indicates manufactured Atmel (031H) indicates 89LV51 (032H) (High-Voltage)
Programming Interface
Every code byte Flash array written entire array erased using appropriate combination control signals. write operation cycle selftimed once initiated, will automatically time itself completion. major programming vendors offer worldwide support Atmel microcontroller series. Please contact your local programming vendor appropriate software revision.
Flash Programming Modes
Mode Write Code Data Read Code Data Write Lock PSEN ALE/ PROG EA/VPP H/12V H/12V P2.6 P2.7 P3.6 P3.7
H/12V
H/12V
Chip Erase Read Signature Byte Note:
H/12V
Chip Erase requires PROG pulse.
Figure Programming Flash
Figure Verifying Flash
Flash Programming Verification Characteristics
70°C, 5.0V
Symbol VPP(1) IPP(1) 1/tCLCL tAVGL tGHAX tDVGL tGHDX tEHSH tSHGL tGHSL(1) tGLGH tAVQV tELQV tEHQZ tGHBL Note: Parameter Programming Enable Voltage Programming Enable Current Oscillator Frequency Address Setup PROG Address Hold After PROG Data Setup PROG Data Hold After PROG P2.7 (ENABLE) High Setup PROG Hold After PROG PROG Width Address Data Valid ENABLE Data Valid Data Float After ENABLE PROG High BUSY Byte Write Cycle Time Only used 12-volt programming mode. 48tCLCL 48tCLCL 48tCLCL 48tCLCL CLCL CLCL 48tCLCL 48tCLCL 11.5 12.5 Units
AT89LV51
AT89LV51
Flash Programming Verification Waveforms High Voltage Mode (VPP 12V)
P1.0 P1.7 P2.0 P2.3 PORT tAVGL ALE/PROG tSHGL
PROGRAMMING ADDRESS VERIFICATION ADDRESS
tAVQV
DATA DATA
tDVGL
tGHDX
tGHAX tGHSL
LOGIC LOGIC
tGLGH
EA/VPP tEHSH P2.7 (ENABLE) tGHBL P3.4 (RDY/BSY)
tELQV
tEHQZ
BUSY
READY
Flash Programming Verification Waveforms Voltage Mode (VPP
P1.0 P1.7 P2.0 P2.3 PORT tAVGL ALE/PROG tSHGL EA/VPP tEHSH P2.7 (ENABLE) tGHBL P3.4 (RDY/BSY)
BUSY READY PROGRAMMING ADDRESS VERIFICATION ADDRESS
tAVQV
DATA DATA
tDVGL
tGHDX
tGHAX
tGLGH
LOGIC LOGIC
tELQV
tEHQZ
Absolute Maximum Ratings*
Operating Temperature .-55°C +125°C Storage Temperature.-65°C +150°C Voltage with Respect Ground. -1.0V +7.0V Maximum Operating Voltage .6.6V Output Current .15.0
*NOTICE:
Stresses beyond those listed under "Absolute Maximum Ratings" cause permanent damage device. This stress rating only functional operation device these other conditions beyond those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect device reliability.
Characteristics
-40°C 85°C, 2.7V 6.0V (unless otherwise noted)
Symbol VIL1 VIH1 VOL1 Parameter Input Voltage Input Voltage (EA) Input High Voltage Input High Voltage Output (Ports 1,2,3) Voltage (Except XTAL1, RST) (XTAL1, RST) Output High Voltage (Ports 1,2,3, ALE, PSEN) -800 VOH1 Output High Voltage (Port External Mode) Logical Input Current (Ports 1,2,3) Logical Transition Current (Ports 1,2,3) Input Leakage Current (Port Reset Pulldown Resistor Capacitance Power Supply Current Power Down Mode Test Freq. MHz, 25°C Active Mode, MHz, 6V/3V Idle Mode, MHz, 6V/3V -300 RRST 0.45V 0.45 0.75 0.75 -650 20/5.5 Condition (Except -0.5 -0.5 0.45 0.45 Units
Output Voltage (Port ALE, PSEN)
AT89LV51
AT89LV51
Characteristics
Under operating conditions, load capacitance Port ALE/PROG, PSEN load capacitance other outputs
External Program Data Memory Characteristics
Oscillator Symbol 1/tCLCL tLHLL tAVLL tLLAX tLLIV tLLPL tPLPH tPLIV tPXIX tPXIZ tPXAV tAVIV tPLAZ tRLRH tWLWH tRLDV tRHDX tRHDZ tLLDV tAVDV tLLWL tAVWL tQVWX tQVWH tWHQX tRLAZ tWHLH Parameter Oscillator Frequency Pulse Width Address Valid Address Hold After Valid Instruction PSEN PSEN Pulse Width PSEN Valid Instruction Input Instruction Hold After PSEN Input Instruction Float After PSEN PSEN Address Valid Address Valid Instruction PSEN Address Float Pulse Width Pulse Width Valid Data Data Hold After Data Float After Valid Data Address Valid Data Address Data Valid Transition Data Valid High Data Hold After Address Float High High tCLCL-40 3tCLCL-50 4tCLCL-130 tCLCL-60 7tCLCL-150 tCLCL-50 tCLCL+40 2tCLCL-70 8tCLCL-150 9tCLCL-165 3tCLCL+50 6tCLCL-100 6tCLCL-100 5tCLCL-165 tCLCL-8 5tCLCL-105 tCLCL-25 tCLCL-40 3tCLCL-45 3tCLCL-105 2tCLCL-40 tCLCL-40 tCLCL-35 4tCLCL-100 Variable Oscillator Units
External Program Memory Read Cycle
tLHLL tAVLL PSEN tPLAZ tLLAX PORT
tLLPL
tLLIV tPLIV
tPLPH
tPXAV tPXIZ tPXIX
INSTR
tAVIV PORT
External Data Memory Read Cycle
tLHLL tWHLH PSEN tLLDV tLLWL tAVLL PORT tLLAX tRLAZ
DATA
tRLRH
tRLDV
tRHDZ tRHDX
FROM INSTR
FROM
tAVWL tAVDV PORT
P2.0 P2.7 FROM FROM
AT89LV51
AT89LV51
External Data Memory Cycle
tLHLL tWHLH PSEN tLLWL tAVLL PORT tLLAX tQVWX tWLWH
tQVWH
DATA
tWHQX
FROM INSTR
FROM
tAVWL PORT
P2.0 P2.7 FROM FROM
External Clock Drive Waveforms
tCHCX
0.5V 0.1V 0.45V
tCHCX tCLCH tCHCL
tCLCX tCLCL
External Clock Drive
Symbol 1/tCLCL tCLCL tCHCX tCLCX tCLCH tCHCL Parameter Oscillator Frequency Clock Period High Time Time Rise Time Fall Time 83.3 Units
Serial Port Timing: Shift Register Mode Test Conditions
(VCC 2.7V Load Capacitance
Symbol tXLXL tQVXH tXHQX tXHDX tXHDV Parameter Serial Port Clock Cycle Time Output Data Setup Clock Rising Edge Output Data Hold After Clock Rising Edge Input Data Hold After Clock Rising Edge Clock Rising Edge Input Data Valid 12tCLCL 10tCLCL-133 2tCLCL-117 CLCL-133 Variable Oscillator Units
Shift Rgister Mode Timing Waveforms
INSTRUCTION CLOCK
tXLXL tQVXH
WRITE SBUF
tXHQX
VALID VALID VALID VALID VALID
OUTPUT DATA CLEAR INPUT DATA
tXHDV
VALID VALID
tXHDX
VALID
Testing Input/Output Waveforms
0.5V 0.9V TEST POINTS 0.45V 0.1V
Float Waveforms
LOAD+ LOAD LOAD 0.1V 0.1V
Timing Reference Points
0.1V
0.1V
Note:
inputs during testing driven 2.4V logic 0.45V logic "0". Timing measurements made 2.0V logic 0.8V logic "0".
Note:
timing purposes, port longer floating when change from load voltage occurs. port begins float when change from loaded VOH/VOL level occurs.
AT89LV51
AT89LV51
AT89LV51
(mA)
TYPICAL (ACTIVE)
(MHz)
AT89LV51
(mA)
TYPICAL (IDLE)
(MHz)
AT89LV51
TYPICAL VOLTAGE- POWER DOWN (85°C)
3.0V
4.0V
5.0V
6.0V
VOLTAGE
Ordering Information
Speed (MHz) Power Supply Ordering Code Package Operation Range
2.7V
AT89LV51-12AC AT89LV51-12JC AT89LV51-12PC AT89LV51-12AI AT89LV51-12JI AT89LV51-12PI
40P6 40P6
Commercial (0°C 70°C) Industrial (-40°C 85°C)
2.7V
Package Type 40P6 Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) Lead, Plastic J-Leaded Chip Carrier (PLCC) Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
AT89LV51

Compatible with MCS-51Products Bytes Reprogrammable Flash Memory

Top Searches for this datasheet

Other recent searches