| The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers. |
DUAL ANALOG INPUTS WITH DESCRIPTION DEM-DSP102/202 evaluatio
Top Searches for this datasheetDEM-DSP102/202 Evaluation Fixture DUAL ANALOG INPUTS WITH DESCRIPTION DEM-DSP102/202 evaluation fixture Burr-Brown's DSP101/102 DSP201/202 series processor compatible analog interface components. DEM-DSP102/202 incorporates digital interfaces, selectable sample rate generator, clock generator, prototyping area install analog signal conditioning components that board used complete analog system design prototype. DEM-DSP102/202 facilitates evaluating flexibility DSP101/102 ADCs DSP201/202 DACs, including cascade modes synch formats various ICs. board shipped with DSP102 DSP202, also used evaluate single channel DSP101 DSP201. more detailed information about parts, please check data sheets DSP101/102 DSP201/202. 18-BIT, 200kHz ANALOG-TO-DIGITAL CONVERTERS DUAL ANALOG OUTPUTS WITH 18-BIT, 500kHz DIGITAL-TO-ANALOG CONVERTERS SELECTABLE SAMPLE RATE GENERATOR PROTOTYPE AREA USER INSTALLED SIGNAL CONDITIONING REMOVABLE 20kHz POLE LOWPASS FILTERS APPLICATIONS EVALUATE DSP101/102 DSP201/202 PERFORMANCE BREADBOARD COMPLETE ANALOG SYSTEM TEST SOFTWARE ROUTINES REDUCE SYSTEM BOARD LAYOUT TIME International Airport Industrial Park Mailing Address: 11400 Tel: (602) 746-1111 Twx: 910-952-1111 Cable: BBRCORP 1991 Burr-Brown Corporation Tucson, 85734 Street Address: 6730 Tucson Blvd. Tucson, 85706 Telex: 066-6491 FAX: (602) 889-1510 Immediate Product Info: (800) 548-6132 LI-408A Printed U.S.A. June, 1992 CONTENTS Basic Operation Factory Setting DSP102/202 Connectors Headers Programmable Clock Generator, Potentiometers Reset Button Breadboard Area Filter Module Board Layers Parts List BASIC OPERATION processor required check basic operation DSP102 DSP202. simply verify operation DEM-DSP102/202, digital output connected digital input loopback fashion. this condition, analog signal that connected channel input will digitized ADC, transmitted DAC, converted analog signal output channel Likewise, what input channel input will output channel output. achieve this loopback: Remove CASC jumper from both DSP102 DSP202 enable Cascade mode (Headers HDR9 HDR10). jumpers DSP102 DSP202 match each other (HDR9 HDR10). Enable internal convert command installing jumpers (HDR9 HDR10). Install /ENABLE jumper DSP202 (HDR10). Remove DSP202 jumper (HDR10). HDR13 jumper INT. HDR11 HDR12 SOUT SOUT internal convert command generator frequency 99kHz. Using standard 12.288MHz oscillator, switch follows: Connect connector connector connect This will connect differential data output lines differential data input lines. Both clock pins load lines outputs from board. Therefore, connect clock load lines from serial port connector another serial port connector DEMDSP102/202. this test, only lines described connected together. With these connections made power applied, analog signals applied input connectors will reconstructed respective output connectors. DEM-DSP102/202 HDR5A HDR5B VOUT HDR8A VOUT HDR8B Breadboard Area (0.1" Center) HDR6A HDR6B HDR7A HDR7B MSBA +C18 HDR3 MSBA HDR4 MSBB Digital RESET /ENABLE CASC CASC HDR10 HDR9 MSBB HDR1 HDR14 HDR2 DSP102 DSP202 FUNC FUNC DAC/COM +15V -15V DSP101/102/201/202 Evaluation Fixture HDR13 HDR12 HDR11 Programmable Clock Generator DSP1 Output DSP1 Input DSP2 Input DSP2 Output FIGURE Factory Setting. FACTORY SETTING XCLK Frequency: Conversion Rate: 6.144MHz 99.1kHz DSP202: /ENABLE CASC Internal Convert Command: DSP102: CASC Inputs outputs straight DSP102/202 analog filtering installed). DEM-DSP102/202 tested using Burr-Brown ZPB34 boards this configuration before shipping. DEM-DSP102/202 HDR5/B OPTIONAL VOUT MOD1 HDR6/B 220pF HDR5/A OPTIONAL VOUT MOD2 HDR6/A 220pF 47.5k MSBA 47.5k 10µF DSP102 VPOTA VINA MSBA VOSA DGND DGND CLKIN CLKOUT OSC1 OSC2 AGND VPOTB VINB MSBB VOSB CASC /CONV SOUTA TAGB TAGA SOUTB XCLK SYNC 10µF MSBB 47.5k 0.1µF 0.1µF HDR4 SOUTA TAGB TAGA SOUTB XCLK SYNCH-X 47.5k 0.1µF HDR3 0.1µF 0.1µF HDR15 12.288MHz 22pF 22pF XCLK BUS:1 ADSP CASC HDR9 FUNC FIGURE DSP102 Circuit. DEM-DSP102/202 VOUT HDR8/B OPTIONAL VOUT MOD3 HDR7/B VOUT HDR8/A OPTIONAL VOUT MOD4 HDR7/A 100k MSBB 100k DSP202 HDR1 SYNCH-R XCLK SINA SINB MSBB VOSB AGNDB VOUTB /RESET SYNC XCLK SINA SINB AGND DGND VPOT MSBA VOSA AGNDA VOUTA DGND DGND /ENABLE CASC /CONV MSBA 100k 100k 3.32k 3.32k 3.32k 3.32k HDR2 Reset Reset FUNC /ENABLE CASC HDR10 DAC/COM DDSP BUS:1 FIGURE DSP202 Circuit. DEM-DSP102/202 HDR5A HDR5B VOUT HDR8A VOUT HDR8B Breadboard Area (0.1" Center) HDR6A HDR6B HDR7A HDR7B MSBA HDR3 HDR4 MSBB Digital RESET /ENABLE CASC MSBB HDR1 HDR14 HDR2 MSBA CASC +C18 HDR10 HDR9 DSP102 DSP202 FUNC FUNC DAC/COM +15V -15V DSP1 SOUTA SOUTB DSP101/102/201/202 Evaluation Fixture HDR13 HDR11 HDR12 DSP1 Output DSP1 Input DSP2 Input DSP2 Output FIGURE Connectors. POWER CONNECTOR (P5) power connector DEM-DSP102/202 board follows: +15V -15V Maximum power requirements are: 400mA 100mA -5V. DEM-DSP102/202 comes with female connector allow simple with various power supplies. linear supply best choice noise. View This board does ±15V. (This standard connector used various Burr-Brown demo boards.) DEM-DSP102/202 DSP1 SINA SINB Programmable Clock Generator CONNECTORS DAC/COM Input DSP102 channel ±2.75V input range. Input DSP102 channel ±2.75 input range. Also input testing DSP101. External convert command input. falling edge this input begins conversion. jumper FUNC header must installed external convert command. External DAC/Common Convert Command. falling-edge this input begins conversion. jumper FUNC header must installed when using this input. This convert command jumpered simultaneous conversion installing FUNC header. Output from DSP202 channel ±3.0V output range. Output from DSP202 channel ±3.0V output range. Also output testing DSP201. External clock input. input that drive programmable clock bit-transfer XCLK generators. HD13 should jumpered position when using CLK. Differential output from DSP102. Header HD12 selects whether SOUTA SOUTB data sent DSP. These connectors compatible with Burr-Brown ZPB34 processor boards. Differential driver DSP202 DAC. Differential input driver DSP202 SINB. Install SINB jumper HDR11 when using this connector. used when testing DSP201. Differential output driver from DSP102 SOUTB. used when testing DSP101. only required normal operation. VOUTB VOUTA DSP1 OUTPUT DSP1 INPUT DSP2 INPUT DSP2 OUTPUT POWER INPUT SERIAL INPUT CONNECTOR PINOUT pinouts given below: SIGNAL ILD+ ILD- DESCRIPTION Data Input Clock (Output from board) Synch output from board Ground Connection PINS 7-14 SERIAL OUTPUT CONNECTOR PINOUT pinouts given below: SIGNAL OCK+ OCK- OLD+ OLD- DESCRIPTION Data Output Clock (Output from board) Synch output from board Ground Connection PINS 7-14 DSP1 Output (Socket Contacts) ICK+ ICK- ILD+ ILD- DSP1 Input (Pin Contacts) OCK+ OCK- OLD+ OLD- Internal Connections DSP2 Input (Pin Contacts) OCK+ OCK- OLD+ OLD- DSP2 Output (Socket Contacts) ICK+ ICK- ILD+ ILD- FIGURE Connectors Viewed From Connector Side Board. DEM-DSP102/202 DSP1 SOUTA SOUTB XCLK SYNCH-X SOUTA SOUTB HDR12 75ALS194 SOUT from DSP102 Input Port +OUTA -OUTA +OUTB -OUTB +OUTC -OUTC +OUTD -OUTD ICK+ ICK- ILD+ ILD- SYNCH-R SYNCH-R XCLK HDR12 75ALS194 DSP202 from Output Port OLD+ OLD- OCK+ OCK- +OUTA -OUTA +OUTB -OUTB +OUTC -OUTC +OUTD -OUTD SINA HDR11 SINA 75ALS195 OUTA OUTB OUTC OUTD +INA -INA +INB -INB +INC -INC +IND -IND DSP202 from Output Port OCK+ OCK- OLD+ OLD- BUS:1 SINB SINB DSP1 SOUT XCLK SYNCH-X 75ALS194 SOUT from DSP102 Input Port ICK+ ICK- ILD+ ILD- XCLK XCLK XCLK TAGA TAGB SOUTA SOUTB SYNCH-X ADSP DDSP SYNCH-R SINB SINA RESET +OUTA -OUTA +OUTB -OUTB +OUTC -OUTC +OUTD -OUTD HDR14 Digital FIGURE These Connectors through Will Interface Directly Burr-Brown ZPB34 Boards. DEM-DSP102/202 HDR5A HDR5B VOUT HDR8A VOUT HDR8B Breadboard Area (0.1" Center) HDR6A HDR6B HDR7A HDR7B MSBA +C18 MSBA HDR3 HDR4 MSBB Digital RESET /ENABLE CASC CASC DSP102 HDR10 HDR9 MSBB HDR1 HDR14 HDR2 DSP202 FUNC FUNC DAC/COM +15V -15V DSP1 SOUTA SOUTB DSP101/102/201/202 Evaluation Fixture HDR13 HDR11 HDR12 DSP1 Output DSP1 Input DSP2 Input DSP2 Output FIGURE Headers. HEADERS HDR1 HDR2 HDR3 HDR4 Select (DSP202 offset adjust, channel installing position Select MSBB (DSP202 adjust, channel installing position Select MSBA (DSP202 adjust, channnel DSP201 adjust) installing position Select (DPS202 offset adjust, channel DSP201 adjust) installing position Select MSBA (DSP102 adjust, channel DSP101 adjust) installing position Select (DSP102 offset adjust, channel DSP101 offset adjust) installing position Select MSBB (DSP102 adjust, channel installing position Select (DSP102 offset adjust, channel installing position HDR5/A* Input connected directly from VINA DSP102 installing position both headers. HDR6/A* Also directly drives DSP101 input. DSP1 SINA SINB Programmable Clock Generator DEM-DSP102/202 HDR5/B* Input connected directly from VINB DSP102 installing position both headers. HDR6/B* HDR7/A* VOUT from DSP202 connected directly selecting position HDR8/A* HDR7/B* VOUT from DSP202 connected directly selecting position Also provides direct HDR8/B* output from DSP201. When using with filter module, install both jumpers position HDR9 (DSP102) CASC Located beside DSP102 socket. Unless otherwise noted, open jumper creates high input installed jumper creates low. jumpers which configure several signals follows: Controls (pin 12). Selects synch format. Logic when jumper installed. Logic when installed. Controls DSP102 CASC (pin 22). cascade mode when installed. Outputs data from both DSP102 channels simultaneously when installed. Cascade mode 32-bit data stream transmitted from SOUTA pin. Install only following four jumpers time! Common Convert Command. Install when using DAC/COM input. Internal Convert Command. Install on-board programmable clock generator. (PROGRAMMABLE CLOCK GENERATOR, page 11). Conversion frequency deter mined switches oscillator frequency. External Convert Command. Install with input External Convert Command. Install external convert command driven into Digital HDR14 Labeled schematic "ADSPCC". Located beside DSP202 socket. Unless otherwise noted, open jumper creates high input installed jumper creates low. jumpers which configure several signals follows: CASC Controls (pin 12). Selects synch format. Logic when jumper installed. Logic when installed. Controls (pin 10). Selects word length. Controls DSP202 CASC (pin 16). cascade mode when installed. Clocks data both DSP202 channels simultaneously when installed. When using differential drivers install jumper HDR11 position cascade mode. This will jumper SINA SINB from same input. Either connector used. When jumper installed, data clocked into both input pins DSP202 (SINA SINB pin) simultaneously. This jumper effect when testing DSP201. Install only following three jumpers time! Internal Convert Command. Install this jumper when using convert command from board programmable clock generator. External Convert Command. Install with DAC/COM External Convert Command. Install external convert command driven into Digital HDR14 Labled schematic "DDSPCC". HDR10 (DSP202) /ENABLE Must driven update. Jumper must installed operation. DEM-DSP102/202 Input SINA comes from Input SINB comes from Input SINA comes from SINB from Input both SINA SINB comes from (Used DSP202 cacade mode) Install only jumper. SOUT SOUT Output SOUTA goes SOUTB SOUT SOUT Output SOUTB goes HDR13 Part Programmable Clock Generator. Install only jumper. Install (INT) direct board clock generator. Install (EXT) external clock (J7). DEM-DSP102/202 HDR14 This header I/O. pinout follows: PINS TAGA INPUT OUTPUT Input ALSO DESCRIPTION Channel User Data clocked into this appended conversion results SOUTA. User DSP101. Channel User Data clocked into this appended conversion results SOUTB. HDR9 Serial output DSP102 channel Serial data both DSP102 channels cascade mode. Serial output DSP101. Serial output DSP102 channel HDR9 HDR9 HDR10 HDR10 HDR11 HDR11 Data valid DSP102. Convert Command Convert Command Data valid DSP202. Serial input DSP202 channel Serial input DSP202 channel Serial input DSP201. Reset input. reset button when using this pin). Hold high normal operation. Bring drive DSP201 DSP202 outputs Ground, signal return path. Output HDR13 Data transfer clock which serial input output data synchronized. TAGB SOUTA SOUTB SYNCH-X ADSPCC DDSPCC SYNCH-R SINB SINA RESET Input Output Output Output Input Input Output Input* Input* Input XCLK Remove jumpers HDR11 order these pins inputs. header connects these inputs output logic device differential lines. HDR15 Three position jumper DSP102 socket which determines source OSC1 input. options provided: Install jumper XCLK signal connected OSC1 (pin13) DSP102 DSP101. Install jumpers crystal oscillator connected OSC1 (jumper OSC2 (jumper Jumper must removed this case. PROGRAMMABLE CLOCK GENERATOR synchronous counter divides (J7) then provides 8-bit counter further divide clock produce conversion rate. Whether jumper installed HDR13 determines whether oscillator clock input used Master Clock clock generator. socketed 12.288MHz crystal provided (U12). soldered that other crystal frequencies used. XCLK Master Clock Frequency external XCLK option this board. Conversion rate selected switch using formula: Convert Rate Master Clock Where value switch SW2. i.e. (ON), (ON), (ON) Convert Rate 12.288MHz 12.288MHz 17.356kHz (176 switch "ON" logic switch "OFF" logic DEM-DSP102/202 shipped divide 124. (Thirty (30) switch.) This yields conversion frequency 99kHz. conversion rate MUST least times slower than conversion clock DSP102 times slower than XCLK, which used drive OSC1 DSP102). DSP101/102 data sheet. DEM-DSP102/202 HDR5A HDR5B VOUT HDR8A VOUT HDR8B Breadboard Area (0.1" Center) HDR6A HDR6B HDR7A HDR7B HDR2 MSBA HDR3 HDR4 Digital MSBB Reset /ENABLE CASC HDR1 HDR14 MSBB MSBA CASC +C18 HDR10 HDR9 DSP102 DSP202 FUNC FUNC DAC/COM +15V -15V DSP1 SOUTA SOUTB DSP101/102/201/202 Evaluation Fixture HDR13 HDR11 HDR12 DSP1 Output DSP1 Input DSP2 Input DSP2 Output FIGURE Programmable Clock Generator, Potentiometers Reset Button POTENTIOMETERS Offset adjust pots available both DSP102 DSP202. These pots enabled through their associated headers. most application adjusting offset MSBs significant impact dynamic performance. Remove jumpers HDR1, HDR2, HDR3, HDR4 observe no-trim operation. DSP101/102 201/ data sheet specs without external adjustment. (See section Headers description HDR1 HDR4). RESET BUTTON reset button forces output converter after convert commands received. When using Reset HDR14 this button! DSP1 SINA SINB Programmable Clock Generator DEM-DSP102/202 74HCT74 74HCT163 /CLR /LOAD 74HCT74 /128 XCLK 74HCT163 /CLR /LOAD 74HCT00 /128 /128 12.2880MHz HDR13 FIGURE Programmable Clock Generator Circuit. DEM-DSP102/202 HDR5A HDR5B VOUT HDR8A VOUT HDR8B Install filter here. (Jumpers position HDR5 HDR6). Filter HDR6A Breadboard Area (0.1" Center) Install filter here. (Jumpers position HDR7 HDR8). Filter HDR6B Filter HDR7A Filter HDR7B MSBA +C18 MSBA HDR3 HDR4 MSBB Digital RESET /ENABLE CASC CASC DSP102 HDR10 HDR9 MSBB HDR1 HDR14 HDR2 DSP202 FUNC FUNC DAC/COM +15V -15V DSP1 SOUTA SOUTB DSP101/102/201/202 Evaluation Fixture HDR13 HDR11 HDR12 DSP1 Output DSP1 Input DSP2 Input DSP2 Output FIGURE Breadboard Area Filters Should Installed. BREADBOARD AREA This demoboard provides breadboard area evaluate different circuits that will interfaced DSP102 202. filter modules plug into this area. (See diagram proper orientation.) DSP1 SINA SINB Programmable Clock Generator DEM-DSP102/202 Filter Comp Side Filter Ground Plane Filter Power Plane Filter Solder Side Filter Silk Screen FIGURE Filter Board. FILTER MODULE filter module audio operation (flat 20kHz, -3dB 53kHz) with linear phase. Refer Applications Bulletin AB-026A noise, distortion design antialiasing anti-imaging filters) more information these filters. (The circuit used here slightly different than that presented Application Bulletin. This circuit works better with supplies offers higher out-of-band attenuation.) filter module values 100kHz cutoff are: C1-C6 VALUE 1.324k 2200pF (NPO) Order Order HDR1 DESCRIPTION (±3Vpp with supplies) Ground return(1) Gain +1V/V +15V (board only provides +5V) Ground return(1) -15V (board only provides -5V) VOUT 2(1) 5(1) NOTE: These pins connected together filter module. Filter Module Component Side VOUT FIGURE Filter Module. DEM-DSP102/202 2200pF 2200pF 2.74k 5532 1.5k 5532 1.5k 5532 1.5k HDR1 VOUT 2200pF 2.74k 2200pF Power Pins 5532: 5532 2200pF 1.5k 5532 1.5k 5532 1.5k 2200pF FIGURE Filter Diagram. DEM-DSP102/202 HDR5/A HDR5/B VOUT HDR8/A HDR8/B VOUT XCLK RESET HDR6/A HDR6/B DIGITAL HDR7/A HDR7/B HDR4 HDR9 CASC FUNC HDR14 MSBB RESET HDR1 HDR2 HDR3 MSBB TAGA TAGB SOUTA SOUTB SYNCH-X ADSPCC DDSPCC SYNCH-R SINB SINA MSBA MSBA HDR10 /ENABLE CASC HDR15 DSP102 DSP202 FUNC SPARE SPARE 74HCT74 74HCT163 74HCT00 DAC/COM HDR13 BURR-BROWN DSP1 SOUTA SOUTB 74HCT163 74HCT74 HDR12 HDR11 DSP1 SINA SINB PROGRAMMABLE CLOCK GENERATOR 74ALS194 DSP1 OUTPUT 75ALS194 75ALS195 DSP2 INPUT 74ALS194 DSP2 OUTPUT DSP1 INPUT SILK SCREEN (AA293-4SS) JOB: 1341 FIGURE Silk Screen. DEM-DSP102/202 COMPONENT SIDE (AA293-4) FIGURE Component Side. DEM-DSP102/202 GROUND PLANE (AA293-3) FIGURE Ground Plane. DEM-DSP102/202 POWER PLANE (AA293-2) FIGURE Power Plane. DEM-DSP102/202 V5V5+ ERAPS ERAPS 392AA NOITAROPROC NWORB-RRUB EDAM 202/201PSD-MED SOLDER SIDE (AA293-1) FIGURE Solder Side. DEM-DSP102/202 PARTS LIST MAIN BOARD PART COMPONENTS DSP102 DSP202 74ALS194 74ALS195 74HCT00 74HCT74 74HC163 VF150A12.288000 BURR-BROWN BURR-BROWN VALPEY-FISHER Oscillator 12.288 PART NUMBER DESCRIPTION BOARD MANUFACTURER(1) DESCRIPTION CONNECTORS SOCKETS RESISTORS CAPACITORS ECS-F1EE225K ECS-F1AE106K C315C220J2G5CA C315C221J2G5CA C320C104K5G5CA C12-C28 C10, PANASONIC PANASONIC KEMET KEMET KEMET TANT 2.2µF TANT 10µF CERC 22pF CERC 220pF CERC .1µF 4610X-101-103 4606X-101-103 RJR26FW104M RJR26FW203M 5063JD100R0F 5063JD154R0F 5063JD3K320F 5063JD10K00F 5063JD47K50F 5063JD1M000F RV1-4 RV5-8 R19, R11, BOURNS BOURNS BOURNS BOURNS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS PHILIPS RSIP10 RSIP6 Trimpot 100k Trimpot 1/3W 3.32k 1/3W 1/3W 47.5k 1/3W 1/3W 828-AG11D 714-93-120-31-007 KC-79-274-M06 4711-15-41-P1 4731-15-41-P1 207-8 EVQ-QS205K (U1/U2) (U12) J1-J7 PANASONIC AUGAT PRECI-DIP KINGS TEX-TECHS TEX-TECHS Socket Strip Socket Carrier DB15PR (Male) DB15SR (Female) DIPSW Push Button Switch MECHANICAL HARDWARE TSW-102-07-S-D HDR1, TSW-103-07-S-D TSW-108-07-S-D TSW-110-07-S-D 102203-3 312-6473-032 1/4" Screws HDR11, HDR15 HDR10, HDR14 SAMTEC SAMTEC SAMTEC JOHNSON JOHNSON COMP 2X10 Connector STANDOFFS Phillips Stainless 4-40 Shunts Power Cable SAMTEC TAIL DEM-DSP102/202 PARTS LIST FILTERS PART COMPONENTS RESISTORS CAPACITORS C315C222J1G5CA C1-C6 KEMET Ceramic 2200pF 5063JD511ROF 5063JD2K740F 5063JD1K500F PHILIPS PHILIPS PHILIPS 511k 1/3W 2.74k 1/3W 1.50k 1/3W NE5532N SIGNETICS Dual Noise PART NUMBER DESCRIPTION BOARD MANUFACTURER DESCRIPTION MECHANICAL HARDWARE TSW-102-07-S-D TSW-103-08-S-S HDR1 SAMTEC SAMTEC COMP TAIL ANGL Shunt NOTE: reference only. Equivalent parts substituted. Four completed boards shipped with each DEM-DSP102/202 plus four empty boards. DEM-DSP102/202 Other recent searchesUCC3912 - UCC3912 UCC3912 Datasheet NA0039 - NA0039 NA0039 Datasheet MSA-2643 - MSA-2643 MSA-2643 Datasheet JS-J-1020BS-2 - JS-J-1020BS-2 JS-J-1020BS-2 Datasheet GTLP16612A - GTLP16612A GTLP16612A Datasheet ENA1794 - ENA1794 ENA1794 Datasheet TIG066SS - TIG066SS TIG066SS Datasheet DS485 - DS485 DS485 Datasheet DP83848 - DP83848 DP83848 Datasheet DP83848C - DP83848C DP83848C Datasheet DP83848I - DP83848I DP83848I Datasheet DP83848YB - DP83848YB DP83848YB Datasheet DP83848M - DP83848M DP83848M Datasheet DP83848T - DP83848T DP83848T Datasheet DP83848H - DP83848H DP83848H Datasheet DP83848J - DP83848J DP83848J Datasheet DP83848K - DP83848K DP83848K Datasheet DP83849C - DP83849C DP83849C Datasheet DP83849I - DP83849I DP83849I Datasheet DP83849ID - DP83849ID DP83849ID Datasheet DP83849IF - DP83849IF DP83849IF Datasheet DP83640 - DP83640 DP83640 Datasheet CXA2111R - CXA2111R CXA2111R Datasheet CXA2112R - CXA2112R CXA2112R Datasheet
Privacy Policy | Disclaimer |