COP87L88RW 8-Bit One-Time Programmable (OTP) Microcontroller with Puls
|
|
|
Top Searches for this datasheet
COP87L88RW 8-Bit One-Time Programmable (OTP) Microcontroller with Pulse Train Generators Capture Modules
COP87L88RW 8-Bit One-Time Programmable (OTP) Microcontroller with Pulse Train Generators Capture Modules
General Description
COP87L88RW member COP8 8-bit microcontroller family software compatible mask COP888GW product family (Continued)
Schmitt trigger inputs ports Package PLCC with pins instruction cycle time Fourteen multi-source vectored interrupts servicing External interrupt Idle timer timers (each with interrupts) MICROWIRE PLUS Multi-Input Wake-Up Software trap UART Default Capture timers Counters (one vector four counters) Versatile easy instruction 8-bit Stack Pointer (SP) stack 8-bit register indirect data memory pointers power saving modes HALT IDLE Single supply operation Temperature range Emulation device COP888GW Real time emulation full program debug offered MetaLink's Development System
Instruction Features
Features
Multiply divide functions Full duplex UART Four pulse train generators with 16-bit prescalers 16-bit input capture modules with 8-bit prescalers 16-bit timers each with 16-bit registers supporting Processor independent mode External event counter mode Input capture mode kbytes on-board EPROM with security feature
Note Mask ROMed devices with equivalent on-chip features program memory sizes available
bytes on-board Idle Timer Multi-Input Wake-Up (MIWU) with optional interrupts WATCHDOGand clock monitor logic MICROWIRE PLUSserial Memory mapped Software selectable options TRI-STATE output Push-pull output Weak pull-up input High impedance input
Additional Peripheral Features
Fully Static CMOS
Features
Development Support
Block Diagram
12855
FIGURE COP87L88RW Block Diagram
TRI-STATE registered trademark National Semiconductor Corporation MICROWIRE PLUSCOPSmicrocontrollers MICROWIREWATCHDOGand COP8are trademarks National Semiconductor Corporation iceMASTERis trademark MetaLink Corporation C1996 National Semiconductor Corporation DD12855 RRD-B30M106 Printed
http
national
General Description (Continued) fully static part fabricated using double-metal silicon gate microCMOS technology Features include 8-bit memory mapped architecture MICROWIRE PLUS serial 16-bit timer counters supporting three modes (Processor Independent generation External Event counter Input Capture mode capabilities) four independent 16-bit pulse train generators with 16-bit prescalers independent 16-bit input capture modules with 8-bit prescalers multiply divide functions full duplex UART Connection Diagram
power savings modes (HALT IDLE) both with multi-sourced wake interrupt capability This multi-sourced interrupt capability also used independent HALT IDLE modes Each software selectable configurations devices operate over voltage range 7V-5 High throughput achieved with efficient regular instruction operating maximum instruction rate
12855
View
Note Crystal Oscillator Halt Enable
Order Number COP87L88RWV-XE Plastic Chip Package Number V68A FIGURE Connection Diagram
http
national
Absolute Maximum Ratings
SuppIy Voltage (VCC) Voltage Total Current into (Source) Total Current (Sink) Storage Temperature Range
(Note) Note Absolute maximum ratings indicate limits beyond which damage device occur electrical specifications ensured when operating device absolute maximum ratings
Electrical Characteristics unless otherwise specified
Parameter Operating Voltage Power Supply Ripple (Note Supply Current (Note HALT Current (Note IDLE Current Input Levels (VIH VIL) RESET Logic High Logic Other Inputs Logic High Logic Hi-Z Input Leakage Input Pullup Current Port Input Hysteresis Output Current Levels Outputs Source Sink (Note Others Source (Weak Pull-Up Mode) Source (Push-Pull Mode) Sink (Push-Pull Mode) TRI-STATE Leakage Allowable Sink Source Current Outputs (Sink) others Maximum Input Current without Latchup (Note Retention Voltage (Note Input Capacitance Load Capacitance Room Temp Rise Fall Time (min) (Note (Note 1000 ConditIons Peak-to-Peak UnIts
(Note
http
national
Electrical Characteristics unless otherwise specified
Parameter Instruction Cycle Time (tc) Crystal Resonator Ceramic Inputs tSETUP tHOLD Output Propagation Delay (Note tPD1 tPD0 Others MICROWIRESetup Time (tUWS) (Note MICROWIRE Hold Time (tUWH) (Note MICROWIRE Output Propagation Delay (tUPD) Input Pulse Width (Note Interrupt Input High Time Interrupt Input Time Timer Input High Time Timer Input Time Capture Timer High Time Capture Timer Time Reset Pause Width
Note Maximum rate voltage change defined Note Supply current measured after running 2000 cydes with square wave input open inputs rails outputs open Note HALT mode will stop from oscillatng Test conditions inputs tied port configured outputs programmed driving load outputs programmed driving load Parameter refers HALT mode entered setting Port data register Part will pull during HALT crystal clock mode Note user must guarantee that does source more than during RESET sources more than during reset device will into programming mode Note Pins RESET designed with high voltage input network These pins allow input voltages greater than pins will have sink current when biased voltages greater than (the pins have source current when biased voltage below effective resistance 750X (typical) These pins will latch voltage pins must limited less than WARNING Voltages excess will cause damage pins This warning excludes transients Note Condition parameter valid only part HALT mode Note Parameter characterized tested Note Instruction Cycle Time Note output propagation delay referenced instruction cycle where output change occurs
Conditions
Units
12855
FIGURE MICROWIRE PLUS Timing
http
national
Descriptions
power supply pins pins must connected clock input This comes from crystal oscillator conjunction with CKO) Oscillator Description section RESET master reset input Reset description section device contains five bidirectional 8-bit ports where each individual independently configured input (Schmitt trigger inputs ports output TRI-STATE under program control Three data memory address locations allocated each these ports Each port associated 8-bit memory mapped registers CONFIGURATION register output DATA register memory mapped address also reserved input pins each port (See memory various addresses associated with ports Figure shows port configurations DATA CONFIGURATION registers allow each port individually configured under software control shown below Configuration Data Register Register Port Set-Up Hi-Z Input (TRI-STATE Output) Input with Weak Pull-Up Push-Pull Zero Output Push-Pull Output PORT 8-bit port L-pins have Schmitt triggers inputs Port supports Multi-Input Wake eight pins used UART external clock used UART transmit receive used timer input functions used capture timer input functions CAP1 CAP2 Port following alternate features MIWU MIWU MIWU MIWU MIWU MIWU MIWU CAP1 MIWU CAP2 Port 8-bit port with pins input (G6) dedicated output (G7) Pins have Schmitt Triggers their inputs serves dedicated output clock output There registers associated with Port data register configuration register Therefore each bits individually configured under software control
12855
FIGURE Port Configurations
http
national
Descriptions (Continued)
Since input only dedicated clock output associated bits data configuration registers used special purpose functions outlined below Reading data bits will return zeros Note that chip will placed HALT mode writing ``1'' Port Data Register Similarly chip will placed IDLE mode writing ``1'' Port Data Register Writing ``1'' Port Configuration Register enables MICROWIRE PLUS operate with alternate phase clock Config Used Alternate Data HALT IDLE
8-bit alternate address pointer which optionally post auto incremented decremented 8-bit stack pointer which points subroutine interrupt stack RAM) initialized address with reset 8-bit Data Segment Address Register used extend Iower haIf address range into data segments bytes each registers memory mapped with exception AccumuIator Program Counter (PC) PROGRAM MEMORY program memory consists kbytes EPROM These bytes hoId program instructions constant data (data tables LAID instruction jump vectors instruction interrupt vectors instruction) program memory addressed 15-bit program counter (PC) interrupts devices Vector program memory location device configured inhibit external reads program memory This done programming Security Byte
Note Mask ROMed devices with equivalent on-chip features program memory sizes available
Port following alternate features INTR (ExternaI Interrupt Input) (Timer Capture Input) (Timer (MICROWIRE Serial Data Output) (MICROWIRE SeriaI Clock) (MICROWIRE Serial Data Input) Port following dedicated functions OsciIlator dedicated output Ports 8-bit ports Port 8-bit port following alternate features (Output counter1 PuIse Train Generator) (Output counter2 Pulse Train Generator) (Output counter3 PuIse Train Generator) (Output counter4 Pulse Train Generator) Port eight-bit Hi-Z input port Port 8-bit output port that preset high when RESET goes user more port outputs (except together order higher drive
Note Care must exercised with operation RESET external loads this must ensure that output voltages stay above prevent chip from entering special modes Also keep external loading 1000
SECURITY FEATURE program memory array associate Security Byte that located outside program address range This byte addressed only from programming mode programmer tool Security optional feature only asserted after memory array been programmed verified secured part will read 00(hex) programmer part will fail Blank Check will fail Verify operations Read operation will fill programmer's memory with 00(hex) Security Byte itself always readable with value 00(hex) unsecure FF(hex) secure DATA MEMORY data memory address space includes on-chip data registers registers (Configuration Data Pin) control registers MICROWIRE PLUS shift register various registers counters associated with timers (with exception IDLE timer) Data memory addressed directly instruction indirectly pointers register data memory consists bytes Sixteen bytes mapped ``registers'' addresses These registers loaded immediately also decremented tested with DRSZ (decrement register skip zero) instruction memory pointer registers memory mapped into this space address locations respectively with other registers being available general usage instruction permits memory reset tested registers (except memory mapped therefore bits register bits directly individually reset tested accumulator bits also directly individually tested
Note contents undefined upon power-up
Functional Description
architecture device modified Harvard architecture With Harvard architecture control store program memory (ROM) separated from data store memory (RAM) Both have their separate addressing space with separate address buses architecture though based Harvard architecture permits transfer data from REGISTERS 8-bit addition subtraction logical shift operation instruction (tc) cycle time There registers 8-bit Accumulator Register 15-bit Program Counter Register upper bits program counter (PC) lower bits program counter (PC) 8-bit address pointer which optionally post auto incremented decremented
http national
Data Memory Segment Extension
Data memory address used memory mapped location Data Segment Address Register
Data Memory Segment Extension (Continued)
data store memory either addressed directly single-byte address within instruction indirectly relative reference pointers (each contains single-byte address) This single-byte address allows addressing range locations from upper this single-byte address divides data store memory into separate sections outlined previously With exception register memory from address locations 00F0 00FF memory memory mapped with upper single-byte address being equal zero This allows upper single-byte address determine whether base address range (from 0000 00FF) extended this upper equals (representing address range 0080 00FF) then address extension does take place Alternatively this upper equals zero then data segment extension register used extend base address range (from 0000 007F) from XX00 XX7F where represents bits from register Thus 128-byte data segment extensions located from addresses 0100 017F data segment 0200 027F data segment FF00 FF7F data segment base address range from 0000 007F represents data segment available data segments register must changed under program control move from data segment (128 bytes) another However upper base segment (containing memory registers registers controI registers always available regardless contents register since upper base segment (address range 0080 00FF) independent data segment extension instructions that utilize stack pointer (SP) always reference stack part base segment (Segment regardless contents register register changed these instructions Consequently stack (used with subroutine linkage interrupts) always located base segment stack pointer will initialized point data memory location 006F result reset bytes contained base segment split between Iower upper base segments first bytes resident from address 0000 006F Iower base segment while remaining bytes represent data memory registers located addresses 00F0 00FF upper base segment located upper sixteen addresses (0070 007F) lower base segment Additional beyond these initial bytes however will always memory mapped groups bytes less) data segment address extensions (XX00 XX7F) lower base segment additional bytes this device memory mapped address locations 0100 017F 0200 027F 0300 037F
Figure illustrates register data memory extension used extending lower half base address range hex) into data segments bytes each with total addressing range kbytes from XX00 XX7F This organization allows total data segments 128-bytes each with additional upper base segment bytes Furthermore addressing modes
12855
Reads ones
FIGURE Organization
http
national
Reset
This device enters reset state immediately upon detecting logic RESET RESET must held minimum instruction cycle guarantee valid reset During power-up initialization user must insure that RESET held until this device within specified voltage circuit RESET with delay times (5x) greater than power supply rise time recommended When RESET input goes ports initialized immediately with observed delay being only propagation delay When RESET goes high this device comes reset state synchronously This device will running within instruction cycles RESET going high RESET also used exit this device from HALT mode Some registers reset known state whereas other registers ``unchanged'' reset When controller goes into reset state while performing write operation these registers that ``unchanged'' reset register value will become unknown unchanged) This because write operation terminated prematurely reset results become uncertain These registers locations unchanged reset only they written when controller resets following initializations occur with RESET Port TRI-STATE Port TRI-STATE Port TRI-STATE Port TRI-STATE Port TRI-STATE Port HIGH CLEARED CNTRL ICNTRL registers CLEARED SIOR UNAFFECTED after RESET with power already applied RANDOM after RESET power-on T1CNTRL CLEARED T2CNTRL CLEARED TxRA TxRB RANDOM CCMR1 CCMR2 CLEARED CM1PSC CM1CRL CM1CRH CM2PSC CM2CRL CM2CRH UNAFFECTED after RESET with power already applied RANDOM after RESET power-on CCR1 CCR2 CLEARED CxPRH CxPRL CxCTH CxCTL RANDOM after RESET power-on ENUR ENUI CLEARED CLEARED except (TBMT) Accumulator Timer Timer RANDOM after RESET with crystal clock option (power already applied) UNAFFECTED after RESET with clock option (power already applied) RANDOM after RESET power-on MDCR CLEARED MDR1 MDR2 MDR3 MDR4 MDR5 RANDOM WKEN WKEDG CLEARED WKPND RANDOM Register CLEARED (Stack Pointer) Loaded with Pointers UNAFFECTED after RESET with power already applied RANDOM after RESET power-on UNAFFECTED after RESET with power already applied RANDOM after RESET power-on external network shown Figure should used ensure that RESET held until power supply chip stabilizes
12855
POWER SUPPLY RISE TIME
FIGURE Recommended Reset Circuit
Oscillator Circuits
chip driven clock input input which between output clock (crystal configuration) input frequency divided down produce instruction cycle clock (tc) Figure shows Crystal diagram
12855
FIGURE Crystal Diagram CRYSTAL OSCILLATOR connected make closed loop crystal resonator) controlled oscillator
http
national
Oscillator Circuits (Continued)
Table shows component values required various standard crystal values TABLE CrystaI Oscillator Configuration (kX) (MX) (pF) (pF) 30-36 30-36 100-150 Freq (MHz) Conditions
Carry FIag Half Carry Flag
T1PNDA T1ENA EXPND BUSY EXEN
Half-Carry fIag aIso affected instructions that affect Carry fIag (Set Carry) (Reset Carry) instructions wilI respectiveIy clear both carry flags addition instructions SUBC instructions affect Carry Half Carry fIags ICNTRL Register (Address X'00E8) ICNTRL register contains foIlowing bits T1ENB Timer Interrupt Enable Input capture edge T1PNDB Timer Interrupt Pending Flag capture edge mWEN EnabIe MICROWIRE PLUS interrupt mWPND MICROWIRE PLUS interrupt pending T0EN Timer Interrupt Enable (Bit toggle) T0PND Timer Interrupt pending LPEN Port Interrupt Enable (Multi-Input Wake Interrupt) couId used flag
Unused LPEN T0PND T0EN mWPND mWEN T1PNDB T1ENB
Control Registers
CNTRL Register (Address X'00EE) Timer1 (T1) MICROWIRE PLUS control register contains following bits Select MICROWIRE PLUS clock divide IEDG External interrupt edge polarity select Rising edge Falling edge) MSEL Selects MICROWIRE PLUS signals respectively T1C0 Timer Start Stop control timer modes Underflow Interrupt Pending Flag timer mode T1C1 Timer mode control T1C2 Timer mode control T1C3 Timer mode control
T1C3 T1C2 T1C1 T1C0 MSEL IEDG
Register (Address X'00EF) register contains following select bits GIobaI interrupt enable (enables interrupts) EXEN EnabIe externaI interrupt BUSY MICROWIRE PLUS busy shifting flag EXPND ExternaI interrupt pending T1ENA Timer Interrupt Enable Timer Underflow Input capture edge T1PNDA Timer Interrupt Pending Flag (Autoreload mode Underflow Mode capture edge mode
T2CNTRL Register (Address X'00C6) T2CNTRL register contains following bits T2ENB Timer Interrupt Enable Input capture edge T2PNDB Timer Interrupt Pending Flag capture edge T2ENA Timer Interrupt Enable Timer Underflow Input capture edge T2PNDA Timer Interrupt Pending Flag (Auto reload mode Underflow mode capture edge mode T2C0 Timer Start Stop control timer modes Timer Underflow Interrupt Pending Flag timer mode T2C1 Timer mode control T2C2 Timer mode control T2C3 Timer mode control
T2C3 T2C2 T2C1 T2C0 T2PNDA T2ENA T2PNDB T2ENB
http
national
Timers
device contains very versatile timers timers associated autoreload capture registers power containing random data TIMER (IDLE TIMER) device supports applications that require maintaining reaI time power with IDLE mode This IDLE mode support furnished IDLE timer which 16-bit timer Timer runs continuously fixed rate instruction cycle cIock user cannot read write IDLE Timer which count down timer Timer supports following functions user only define parameters signal time time) Once begun timer block will continuously generate signal completely independent microcontroller user software services timer block only when parameters require updating this mode timer counts down fixed rate Upon every underflow timer alternately reloaded with contents supporting registers very first underflow timer causes timer reload from register Subsequent underflows cause timer reloaded from registers alternately beginning with register Timer control bits TxC3 TxC2 TxC1 timer mode operation
Exit Idle Mode (See Idle Mode description) Start delay HALT mode
IDLE Timer generate interrupt when thirteenth toggIes This toggle Iatched into T0PND pending flag wiIl occur every maximum clock frequency control flag T0EN allows interrupt from thirteenth Timer enabled disabIed Setting T0EN will enable interrupt while resetting will disable interrupt TIMER TIMER device powerful timer counter blocks associated features functioning timer block described referring timer block Since timer blocks identical comments equally applicable either timer blocks Each timer block consists 16-bit timer supporting 16-bit autoreload capture registers Each timer block pins associated with supports required timer block while input timer block powerful flexible timer block allows device easily perform timer functions with minimal software overhead timer block three operating modes Processor Independent mode External Event Counter mode Input Capture mode control bits TxC3 TxC2 TxC1 allow selection different modes operation Mode Processor Independent Mode name suggests this mode allows device generate signal with very minimal user intervention
Figure shows block diagram timer mode underfIows programmed toggle output underfIows also programmed generate interrupts UnderfIows from timer alternately latched into pending flags TxPNDA TxPNDB user must reset these pending fIags under software control control enabIe fIags TxENA TxENB alIow interrupts from timer underflow enabled disabled Setting timer enable flag TxENA wilI cause interrupt when timer underflow causes register reloaded into timer Setting timer enable flag TxENB will cause interrupt when timer underflow causes register reloaded into timer Resetting timer enable flags will disable associated interrupts Either both timer underflow interrupts enabled This gives user flexibility interrupting once period either rising falling edge output Alternatively user choose interrupt both edges output
Mode ExternaI Event Counter Mode This mode quite similar processor independent mode described above main difference that timer cIocked input signal from timer control bits TxC3 TxC2 TxC1 allow timer clocked either positive negative edge from Underflows from timer Iatched into TxPNDA pending flag Setting TxENA control flag will cause interrupt when timer underflows
12855
FIGURE Timer Mode
http
national
Timers (Continued)
12855
FIGURE Timer External Event Counter Mode this mode input used independent positive edge sensitive interrupt input TxENB control flag occurrence positive edge input latched into TxPNDB flag trigger conditions also programmed generate interrupts occurrence specified trigger condition pins will respectively Iatched into pending flags TxPNDA TxPNDB control flag TxENA allows interrupt either enabled disabled Setting TxENA flag enables interrupts generated when selected trigger condition occurs Similarly flag TxENB controls interrupts from Underflows from timer also programmed generate interrupts Underflows latched into timer TxC0 pending flag (the TxC0 control serves timer underflow interrupt pending flag Input Capture mode) Consequently TxC0 control should reset when entering Input Capture mode timer underflow interrupt enabled with TxENA control flag When interrupt occurs Input Capture mode user must check both TxPNDA TxC0 pending flags order determine whether input capture timer underflow both) caused interrupt
Figure shows block diagram timer External Event Counter mode
Note output available this mode since being used counter input clock
Mode Input Capture Mode device precisely measure external frequencies time external events placing timer block input capture mode this mode timer constantly running fixed rate registers capture registers Each register acts conjunction with register acts conjunction with register acts conjunction with timer value gets copied over into register when trigger event occurs corresponding Control bits TxC3 TxC2 TxC1 allow trigger events specified either positive negative edge trigger condition each input specified independently
Figure shows block diagram timer Input Capture mode
12855
FIGURE Timer Input Capture Mode
http
national
Timers (Continued)
TIMER CONTROL FLAGS timers have identical control structures control bits their functions summarized below TxC0 Timer Start Stop control Modes (Processor Independent External Event Counter) where Start Stop Timer UnderfIow Interrupt Pending Flag Mode (Input Capture) TxPNDA Timer Interrupt Pending Flag TxPNDB Timer Interrupt Pending Flag TxENA Timer Interrupt Enable Flag TxENB Timer Interrupt Enable Flag Timer Interrupt Enabled TxC3 TxC2 TxC1 Timer Interrupt Disabled Timer Mode Control Timer Mode Control Timer Mode Control
Capture Timer
This device contains independent capture timers Capture Timer Capture Timer Each capture timer contains 8-bit programmable prescaler register 16-bit down counter 16-bit input capture register capture edge select logic 16-bit down counter clocked specific frequency determined value loaded into prescaler register selected positive negative edge transition capture input causes contents down counter latched into capture register values captured registers reflect elapsed time between positive negative transitions capture input time between positive negative edge pulse width) measured selected capture edge switched after first edge captured Each capture timer stopped started under software control each capture timer configured interrupt microcontroller underflow input capture
Figure shows capture timer block diagram
timer mode control bits (TxC3 TxC2 TxC1) detailed below TABLE Timer Mode Control TxC3 TxC2 TxC1 Timer Mode MODE (External Event Counter) MODE (External Event Counter) MODE (PWM) Toggle MODE (PWM) Toggle MODE (Capture) Captures Positive Edge Positive Edge MODE (Capture) Captures Positive Edge Negative Edge MODE (Capture) Captures Negative Edge Positive Edge MODE (Capture) Captures Negative Edge Negative Edge Interrupt Source Timer Underflow Timer Underflow Autoreload Autoreload Positive Edge Timer Underflow Positive Edge Timer Underflow Negative Edge Timer Underflow Negative Edge Timer Underflow Interrupt Source Positive Edge Positive Edge Autoreload Autoreload Positive Edge Timer Counts Positive Edge Negative Edge
Negative Edge
Positive Edge
Negative Edge
http
national
Timers (Continued)
12855
FIGURE Capture Timer Block Diagram registers shown block diagram include those Capture Timer (CM1) well capture timer control register These registers read writable (with exception capture registers which read-only) accessed through data memory address data registers designated CM1PSC Capture Timer Prescaler (8-bit) CM1CRL Capture Timer Capture Register (Low-byte) read-only CM1CRH Capture Timer Capture Register (High-byte) read-only CM2PSC Capture Timer Prescaler (8-bit) CM2CRL Capture Timer Capture Register (Low-byte) read-only CM2CRH Capture Timer Capture Register (High-byte) read-only CCMR1 Control Register Capture Timer CCMR2 Control Register Capture Timer CONTROL REGISTER BITS control bits Capture Timer (CM1) Capture Timer (CM2) contained CCMR1 CCMR2 CCMR1 Register Bits CM1RUN start stop control start stop) CM1IEN CM1IP1 CM1IP2 CM1EC CM1CM1 interrupt enable control enable IRQ) interrupt pending underflowed) interrupt pending captured) Select active edge capture rising falling) test mode control special test path test mode This reserved during normal operation must never
unused unused
interrupt pending bits must reset software
http
national
Timers (Continued)
CCMR2 Register Bits CM2RUN start stop control start stop) CM2IEN interrupt enable control enable IRQ) CM2IP1 interrupt pending underflowed) CM2IP2 interrupt pending captured) CM2EC CM2Select active edge capture rising falling) test mode control speciaI test path test mode This reserved during normal operation must never
unused unused
interrupt pending bits must reset software FUNCTIONAL DESCRIPTION capture timer used determine time between events where event simply selected edge transition capture input resolution time measurement dependent frequency which down counter clocked vaIue Ioaded into prescaler controls this frequency prescaIer clocked while down counter clocked every underfIow prescaler This means prescaIer simpIy divides cIock before into down counter prescaler register must Ioaded with vaIue corresponding divisor needed produce desired down counter clock appropriate prescaler vaIue determined using following equation Down Counter Clock Frequency (CMxPSC capture input signaI configuring port associated with capture timer input edge seIect capture input then reset according desired transition configured input appropriate externaI transition will cause capture configured output toggling data register wiIl cause capture interrupts used capture timer interrupt pending bits cIeared capture timer interrupt enable Both interrupt sources down counter underflow input capture edge enabled disabled with same CMxIEN must also enable interrupts interrupt signals from capture timers gated single 16-bit interrupt vector located addresses 0xE6 0xE7 capture timer started writing ``1'' capture timer start stop Setting this also enables port capture input capture timer internal prescaler loaded with contents prescaler register begins counting down Setting start stop also loads down counter with 0FFFF prescaler clocked underflow prescaler decrements 16-bit down counter reloads value from prescaler register into prescaler Each additional underflow prescaler decrements down counter reloads prescaler from prescaler register
selected edge transition input capture occurs contents down counter immediately latched into capture register down counter re-initialized 0FFFF capture input pending flag prescaler counter loaded order input transition guaranteed recognized signal capture input must have pulse width high pulse width least period interrupts enabled capture timer generates interrupt prescaler down counter continue operate until reset condition occurs capture timer start stop reset user must process capture interrupts faster than capture input frequency otherwise input captures lost erroneous values read down counter underflows (changes state from 0000 FFFF) before capture input detected underflow interrupt pending flag interrupts enabled capture timer generates interrupt capture timer stopped time under software control resetting capture timer start stop capture occur before start stop physically cIeared fully asynchronous nature input capture signal user must ensure that software handles this situation correctly user wishes process this capture interrupts being used capture timer interrupts should disabIed prior stopping timer interrupts being used user should poll capture timer pending bits after stopping timer user wishes ignore this capture interrupts being used capture timer interrupt service routine should check that timer still running prior processing capture interrupts user polling pending flags these flags should cleared after timer stopped contents prescaler down counter remain unchanged while capture timer stopped capture edge detect logic disabled capture takes place even external capture signal occurs capture timer restarted under software control writing ``1'' start stop This causes prescaler down counter re-initialized prescaler loaded from prescaler register down counter loaded with 0FFFF RESET STATE reset signal applied counter block during normal operation following effects
Clear CCMR1 register Clear CCMR2 register CM1PSC CMICRL CM1CRH CM2PSC CM2CRL
CM2CRH unaffected power-on contents these registers undefined bi-directional port pins initialized during reset HI-Z inputs Setting start stop bits connects pins capture timers
http
national
Timers (Continued)
INITIALIZATION user should perform following initialization prior starting capture timer Reset CMxRUN Configure corresponding Port bits inputs edge control bits CMxEC Reset CMxIP1 (CMxIP1 Reset CMxIP2 (CMxIP2 Load 8-bit prescaler register CMxPSC with desired value (from 255) CMxIEN interrupts used) Global Interrupt Enable (GIE) interrupts used) CMxRUN start capture timer WARNING order avoid erroneous interrupts capture timer interrupts must disabled prior setting resetting capture edge control bits (CMxEC) addition after selecting interrupt edge pending flags must reset before capture interrupts enabled re-enabled initialization sequence outlined above followed each time user aIters edge control bits user guaranteed avoid erroneous interrupts
Pulse Train Generators
This device contains four independent pulse train generators Each individual generator controlled corresponding 16-bit counter Each counter 16-bit prescaler 16-bit count register Each counter configured output selected number duty cycle pulses contents prescaler determine width output pulses value count register determines number pulses Each counter stopped started under software control each counter configured interrupt microcontroller underflow
Figure shows pulse train generator block diagram
12855
FIGURE Pulse Train Generator Block Diagram
http
national
Pulse Train Generators (Continued)
four 8-bit registers shown each individual counter block diagram constitute 16-bit prescaler 16-bit count register These registers read writable accessed through data memory address data registers designated CxPRL Low-byte Prescaler CxPRH High-byte Prescaler CxCTL Low-byte Count Register CxCTH High-byte Count Register CONTROL REGISTER BITS control bits Counter Counter contained CCR1 register CCR1 Register bits C1RUN COUNTER1 start stop control start stop) C1IEN COUNTER1 interrupt enable control enable IRQ) C1IPND COUNTER1 interrupt pending counter underflowed) C1COUNTER1 test mode control special test path test mode This reserved during normal operation must never C2RUN COUNTER2 start stop control start stop) C2IEN COUNTER2 interrupt enable control enable IRQ) C2IPND COUNTER2 interrupt pending counter underflowed) C2COUNTER2 test mode control special test path This reserved during normal operation must never interrupt pending bits must reset software
C2Bit IPND C1C1 IPND
COUNTER4 interrupt enable control enable IRQ) C4IPND COUNTER4 interrupt pending counter underflowed C4COUNTER4 test mode control special test path This reserved during normal operation must never
C4Bit IPND C3C3 IPND
C4IEN
interrupt pending bits must reset software FUNCTIONAL DESCRIPTION pulse train generator used produce series output pulses given width high time pulse determined contents prescaler number pulses series determined contents count register prescaler loaded with value corresponding desired width output pulse (tw) high time time output signal each equal therefore output signal produced duty cycle period equal appropriate prescaler value determined using following equation (PRH 256) Since both 8-bit registers this equation allows maximum 65536 minimum internal prescaler automatically loaded from when counter start stop count register loaded with value corresponding desired number output pulses appropriate count value calculated with following equation Number Pulses port associated with counter signal configured software output preset desired start logic level interrupts used counter interrupt pending cleared interrupt enable must also enable interrupts interrupt signals from four counters gated single interrupt vector located addresses 0xF0 0xF1 counter started writing ``1'' counter start stop This resets divide-by-2 counter which produces clock signal counter register from prescaler underflow (See Figure also reloads internal prescaler starts prescaler counting down next rising edge prescaler clocked rising edge ensure synchronization Each subsequent rising edge causes prescaler decremented When prescaler underflows UFL1 generated (see Figure This signal causes port toggle addition internal prescaler reloaded with value from registers Each additional underflow prescaler causes port toggle reloads internal prescaler Every second underflow prescaler generates signal UFL2 (UFL2 occurs half frequency UFL1 once output pulse This signal UFL2 decrements count register Therefore count registers decremented once output pulse
control bits Counter Counter contained CCR2 register CCR2 Register bits C3RUN COUNTER3 start stop control start stop) C3IEN COUNTER3 interrupt enable control enable IRQ) C3IPND COUNTER3 interrupt pending counter underflowed) C3COUNTER3 test mode control special test path This reserved during normal operation must never C4RUN COUNTER4 start stop control start stop)
http
national
Pulse Train Generators (Continued)
underflow counter register produces signal UFL3 This signal stops counter resetting counter start stop sets counter interrupt pending flag counter interrupt enabled interrupt occurs counter stopped time under software control resetting counter start stop contents count register output associated port frozen counter restarted under software control setting start stop internal prescaler automatically reloaded from when counter start stop therefore full width pulse will generated before output toggled user also choose alter logic level port before restarting This done initializing associated port data register counter underflow occur before start stop physically cleared software user must ensure that software handles this situation correctly user wishes process this underflow interrupts being used counter interrupts should disabled prior stopping timer interrupts being used user should poll counter pending bits after stopping timer user wishes ignore this underflow interrupts being used counter interrupt should disabled prior stopping timer user polling pending flags these flags should cleared after timer stopped default level output high (associated port data register ``1'') counter stopped during level level becomes default level software must reinitialize port high level before restarting necessary programmer also have adjust counter value RESET STATE reset signal applied pulse train generator block during normal operation following effects
Counter start stop reset zero Interrupt pending reset zero Test mode controI reset zero unaffected power-on reset contents prescaler count register undefined
Divide-by-2 counter reset bi-directional port pins initialized during reset
HI-Z inputs appropriate bits must initialized outputs order route Counter signals port pins INITIALIZATION user should perform following initialization prior starting counter Load register Load register Load register Load register Reset CxIPND CxIEN interrupt used) Configure associated port output used) Global Interrupt Enable (GIE) interrupt used) CxRUN start counter
Multiply Divide
This device contains multiply divide block This block supports byte bytes bytes result) multiply bytes bytes bytes result) divide operation multiply divide operation executed setting control bits located multiply divide control register multiply divide operands must placed into appropriate memory mapped locations before operation initiated
Counting stops immediately Interrupt enable reset zero
TABLE Multiply Divide Registers Register Name (Address) MDR1 (xx98) MDR2 (xx99) MDR3 (xx9A) MDR4 (xx9B) MDR5 (xx9C) byte multiplicand High byte multiplicand Multiplication Assignment Before Operation Unused Multiplier After Operation Unchanged byte result Middle byte result High byte result Unchanged Division Assignment Before Operation byte dividend Middle byte dividend High byte dividend byte divisor High byte divisor After Operation byte result High byte result Undefined byte divisor High byte divisor
http
national
Multiply Divide (Continued)
CONTROL REGISTER BITS Multiply Divide control register (MDCR) located address xx9D following assignments MULT Start Multiplication Operation start) Start Division Operation start) DIVOVF Division Overflow result division greater than bits user attempted divide zero error)
Rsvd Rsvd Rsvd Rsvd Rsvd MULT
RESET STATE reset signal applied device during normal operation following affects MDCR cleared operation progress stopped MDR1 through MDR5 undefined
Power Save Modes
device offers user power save modes operation HALT IDLE HALT mode microcontroller activities stopped IDLE mode on-board oscillator circuitry timer active other microcontroller activities stopped either mode on-board registers states timers (with exception unaltered HALT MODE device placed HALT mode writing ``1'' HALT flag data bit) microcontroller activities including clock timers stopped HALT mode power requirements device minimal applied voltage (VCC) decreased without altering state machine device supports different ways exiting HALT mode first method exiting HALT mode with Multi-Input Wakeup feature port second method exiting HALT mode pulling RESET Since crystal ceramic resonator selected oscillator Wakeup signal allowed start chip running immediately since crystal oscillators ceramic resonators have delayed start time reach full amplitude frequency stability IDLE timer used generate fixed deIay ensure that oscilIator indeed stabilized before allowing instruction execution this case upon detecting valid Wakeup signal only oscillator circuitry enabled IDLE timer loaded with value clocked with instruction cycle clock clock derived dividing oscillator clock down factor Schmitt trigger following inverter chip ensures that IDLE timer clocked only when oscillator sufficiently large amplitude meet Schmitt trigger specifications This Schmitt trigger part oscillator closed loop startup timeout from IDLE timer enables clock signals routed rest chip devices have mask options associated with HALT mode first mask option enables HALT mode feature while second mask option disables HALT mode With HALT mode enable mask option device will enter exit HALT mode described above With HALT disable mask option device cannot placed HALT mode (writing ``1'' HALT flag will have effect HALT flag will remain ``0'') IDLE MODE device placed IDLE mode writing ``1'' IDLE flag data bit) this mode activities except associated on-board oscillator circuitry IDLE Timer stopped
After appropriate registers loaded MULT start bits user start multiply divide operation division operation priority both bits simultaneously MULT bits BOTH automatically cleared hardware divide multiply operation Each division operation causes DIVOVF flag reset appropriate DIVOVF flag cleared following multiplication operation DIVOVF read-only MULT bits read writable Bits MDCR should used MULT operations will change their values MULTIPLY DIVIDE OPERATION multiply operation muItiplicand placed addresses xx9B xx9C multiplier placed address xx99 divide operation dividend placed addresses xx98 xx9A divisor placed addresses xx9B xx9C both operations operands interpreted unsigned values divide multiply operation started setting appropriate MDCR both MULT bits microcontroller performs divide operation (The user required read clear DIVOVF error prior beginning multiply divide operation This ignored during subsequent operations However next divide operation will overwrite error flag appropriate next multiply operation will clear multiply operation requires instruction cycle complete divide operation requires instruction cycles complete divide zero division which produces overflow requires only instruction cycle execute MDR1 through MDR5 registers MDCR register read from written during multiply divide operation attempt write into these registers will ignored attempt read these registers will return undefined data result multiply placed addresses xx99-xx9B result divide placed addresses xx98-xx99 division zero attempted resulting quotient divide operation more than bits long then DIVOVF multiply divide control register dividend divisor left unchanged divide operation always causes DIVOVF flag reset appropriate DIVOVF flag cleared following multiply operation
http
national
Power Save Modes (Continued)
with HALT mode device returned normal operation with reset with Multi-Input Wake from Port Alternately microcontroller resumes normal operation from IDLE mode when thirteenth (representing internal clock frequency IDLE Timer toggles This toggle condition thirteenth IDLE Timer latched into T0PND pending flag user option being interrupted with transition thirteenth IDLE Timer interrupt enabled disabled T0EN control Setting T0EN flag enables interrupt vice versa user enter IDLE mode with Timer interrupt enabled this case when T0PND gets device will first execute Timer interrupt service routine then return instruction following ``Enter Idle Mode'' instruction Alternatively user enter IDLE mode with IDLE Timer interrupt disabled this case device will resume normal operation with instruction immediately following ``Enter IDLE Mode'' instruction
Note necessary program instructions following both HALT mode IDLE mode instructions These instructions necessary allow clock resynchronization following HALT IDLE modes
Multi-Input Wakeup
Multi-Input Wake feature used return (wake device from either HALT IDLE modes Alternately Multi-Input Wake Interrupt feature also used generate edge selectable external interrupts
Figure shows Multi-Input Wake logic
12855
FIGURE Multi-Input Wake Logic
http
national
Multi-Input Wakeup (Continued)
Multi-Input Wake feature utilizes Port user selects which particular port combination Port bits) will cause device exit HALT IDLE modes selection done through register WKEN register WKEN 8-bit read write register which contains control every port Setting particular WKEN enables Wake from associated port user select whether trigger condition selected Port going either positive edge (low high transition) negative edge (high transition) This selection made register WKEDG which 8-bit control register with assigned each Port Setting control will select trigger condition negative edge that particular Port Resetting selects trigger condition positive edge Changing edge select entails several steps order avoid Wake condition result edge change First associated WKEN should reset followed edge select change WKEDG Next associated WKPND should cleared followed associated WKEN being reenabled example serve clarify this procedure Suppose wish change edge select from positive (low going high) negative (high going low) Port where previously been enabled input interrupt program would follows RBIT SBIT RBIT SB1T WKEN WKEDG WKPND WKEN occurrence selected trigger condition Multi-Input Wake latched into pending register called WKPND respective bits WKPND register will occurrence selected trigger edge corresponding Port user responsibility clearing these pending flags Since WKPND pending register occurrence selected wake conditions device will enter HALT mode Wake both enabled pending Consequently user must clear pending flags before attempting enter HALT mode WKEN WKPND WKEDG read write registers cleared reset PORT INTERRUPTS Port provides user with additional eight fully selectable edge sensitive interrupts which vectored into same service subroutine interrupt from Port shares logic with wake circuitry register WKEN allows interrupts from Port individually enabled disabled register WKEDG specifies trigger condition either positive negative edge Finally register WKPND latches pending trigger conditions (Global Interrupt Enable) enables interrupt function control flag LPEN functions global interrupt enable Port interrupts Setting LPEN flag will enable interrupts vice versa separate global pending flag needed since register WKPND adequate Since Port also used waking device HALT lDLE modes user elect exit HALT IDLE modes either with without interrupt enabled elects disable interrupt then device will restart execution from instruction immediately following instruction that placed microcontroller HALT IDLE modes other case device will first execute interrupt service routine then revert normal operation (See HALT MODE clock option wake information
port bits have been used outputs then changed inputs with Multi-Input Wake lnterrupt safety procedure should also followed avoid wakeup conditions After selected port bits have been changed from output input before associated WKEN bits enabled associated edge select bits WKEDG should reset desired edge selects followed associated WKPND bits being cleared This same procedure should used following reset since port inputs left floating result reset
http
national
UART
device contains full-duplex software programmable UART UART (Figure consists transmit shift register receive shift register seven addressable registers follows transmit buffer register (TBUF) receiver buffer register (RBUF) UART control status register (ENU) UART receive control status register (ENUR) UART interrupt clock source register (ENUI) prescaler select register (PSR) baud (BAUD) register register contains flags transmit receive functions this register also determines length data frame bits) value ninth transmission parity selection bits ENUR register flags framing data overrun parity errors while UART receiving Other functions ENUR register include saving ninth received data frame enabling disabling UART's attention mode operation providing additional receiver transmitter status information RCVG XMTG bits determination internal external clock source done ENUI register well selecting number stop bits enabling disabling transmit receive interrupts control flag this register also select UART mode operation asynchronous synchronous
12855
FIGURE UART Block Diagram
http
national
UART (Continued)
UART CONTROL STATUS REGISTERS operation UART programmed through three registers ENUR ENUI function individual bits these registers follows ENU-UART Control Status Register (Address 0BA)
PSEL1 XBIT9 PSEL0 CHL1 CHL0 RBFL TBMT
XBIT9 PSEL0 Programs ninth transmission when UART operating with nine data bits frame seven eight data bits frame this conjunction with PSEL1 selects parity PSEL1 PSEL0 Parity select bits PSEL1 PSEL0 Parity Parity enabled) PSEL1 PSEL1 Parity Parity enabled) PSEL1 PSEL0 Mark(1) Parity enabled) PSEL1 PSEL1 Space(0) Parity enabled) This enables disables Parity 8-bit modes only) Parity disabled Parity enabled ENUR UART RECEIVE CONTROL STATUS REGISTER RCVG This high whenever framing error occurs goes when goes high XMTG This indicate that UART transmitting gets reset last frame (end last Stop bit) ATTN ATTENTION Mode enabled while this This cleared automatically receiving character with data nine RBIT9 Contains ninth data received when UART operating with nine data bits frame SPARE Reserved future Flags Parity Error Indicates Parity Error been detected since last time ENUR register read Indicates occurrence Parity Error Flags Framing Error Indicates Framing Error been detected since last time ENUR register read Indicates occurrence Framing Error Flags Data Overrun Error Indicates Data Overrun Error been detected since last time ENUR register read Indicates occurrence Data Overrun Error ENUI UART INTERRUPT CLOCK SOURCE REGISTER This enables disables interrupt from transmitter section Interrupt from transmitter disabled Interrupt from transmitter enabled
ENUR-UART Receive Control Status Register (Address 0BB)
SPARE RBlT9 ATTN XMTG RCVG
ENUI-UART Interrupt Clock Source Register (Address 0BC)
STP2 STP78 ETDX SSEL XRCLK XTCLK
used cleared reset reset read-only cannot written software read write cleared read when read software cleared automatically Writing does affect state DESCRIPTION UART REGISTER BITS UART CONTROL STATUS REGISTER TBMT This when UART transfers byte data from TBUF register into TSFT register transmission automatically reset when software writes into TBUF register RBFL This when UART received complete character copied into RBUF register automatically reset when software reads character from RBUF This global UART error flag which gets combination errors (DOE occur CHL1 CHL0 These bits select character frame format Parity included generated verified hardware CHL1 CHL0 frame contains eight data bits CHL1 CHL0 frame continues seven data bits CHL1 CHL0 frame continues nine data bits CHL1 CHL0 Loopback Mode selected Transmitter output internally looped back receiver input Nine framing format used
http
national
UART (Continued)
This enables disables interrupt from receiver section Interrupt from receiver disabled Interrupt from receiver enabled XTCLK This selects clock source transmitter section XTCLK clock source selected through BAUD registers XTCLK Signal (L1) used clock XRCLK This selects clock source receiver section XRCLK clock source selected through BAUD registers XRCLK Signal (L1) used clock SSEL UART mode select SSEL Asynchronous Mode SSEL Synchronous Mode ETDX (UART Transmit Pin) alternate function assigned Port selected setting ETDX simulate line break generation software should reset ETDX output logic zero through Port data configuration registers STP78 This program last Stop length STP2 This programs number Stop bits transmitted STP2 Stop transmitted STP2 Stop bits transmitted
transferred TSFT register Transmit Buffer Empty Flag (TBMT register) TBMT flag automatically reset UART when software loads character into TBUF register There also XMTG which indicate that UART transmitting This gets reset last frame (end last Stop bit) TBUF read write register RSFT RBUF registers double-buffer data being received UART receiver continually monitors signal level detect beginning Start Upon sensing this level waits half time samples again still receiver considers this valid Start remaining bits character frame each sampled single time mid-bit position Serial data input shifted into RSFT register Upon receiving complete character contents RSFT register copied into RBUF register Received Buffer Full Flag (RBFL) RBFL automatically reset when software reads character from RBUF register RBUF read only register There also RCVG which high when framing error occurs goes once goes high TBMT XMTG RBFL RCVG read only bits SYNCHRONOUS MODE this mode data transferred synchronously with clock Data transmitted rising edge received falling edge synchronous clock This mode selected setting SSEL ENUI register input frequency UART same baud rate When external clock input selected data transmit receive performed synchronously with this clock through pins data transmit receive selected with clock output device generates synchronous clock output internal baud rate generator used produce synchronous clock Data transmit receive performed synchronously with this clock FRAMING FORMATS UART supports several serial framing formats (Figure format selected using control bits ENUR ENUI registers first format data transmission (CHL0 CHL1 consists Start seven Data bits (excluding parity) Stop bits applications using parity parity generated verified hardware second format (CHL0 CHL1 consists Start eight Data bits (excluding parity) Stop bits Parity generated verified hardware third format transmission (CHL0 CHL1 consists Start nine Data bits Stop bits This format also supports UART ``ATTENTION'' feature When operating this format eight bits TBUF RBUF used data ninth data transmitted received using bits ENUR registers called XBIT9 RBIT9 RBIT9 read only Parity generated verified this mode
Associated Pins
Data transmitted received alternate function assigned Port selected setting ETDX ENUI register) inherent function Port requiring setup baud rate clock UART generated onchip taken from external source Port (CKX) external clock either input output determined Port Configuration Data registers (Bit input accepts clock signal which selected drive transmitter receiver output presents internal Baud Rate Generator output
UART Operation
UART modes operation asynchronous mode synchronous mode ASYNCHRONOUS MODE This mode selected resetting SSEL ENUI register) zero input frequency UART times baud rate TSFT TBUF registers double-buffer data transmission While TSFT shifting current character TBUF register loaded software with next byte transmitted When TSFT finishes transmitting current character contents TBUF
http
national
UART Operation (Continued)
12855
FIGURE Framing Formats above framing formats last Stop programmed length Stop bits selected (selected) second Stop will length parity enabled disabled located register Parity selected 8-bit modes only parity enabled (PEN parity selection then performed PSEL0 PSEL1 bits located register Note that XBIT9 PSEL0 located register serves mutually exclusive functions This programs ninth transmission when UART operating with nine data bits frame There parity selection this framing format other framing formats XBIT9 needed PSEL0 used conjunction with PSEL1 select parity frame formats receiver differ from transmitter number Stop bits required receiver only requires Stop frame regardless setting Stop selection bits control register Note that implicit assumption made full duplex UART operation that framing formats same transmitter receiver UART INTERRUPTS UART capable generating interrupts Interrupts generated Receive Buffer Full Transmit Buffer Empty Both interrupts have individual interrupt vectors bytes program memory space reserved each interrupt vector vectors located addresses 0xEC 0xEF program memory space interrupts individually enabled disabled using Enable Transmit Interrupt (ETl) Enable Receive Interrupt (ERl) bits ENUI register interrupt from Transmitter pending remains pending long both TBMT bits remove this interrupt software must either clear write TBUF register (thus clearing TBMT bit) interrupt from receiver pending remains pending long both RBFL bits remove this interrupt software must either clear read from RBUF register (thus clearing RBFL bit)
http
national
Baud Clock Generation
clock inputs transmitter receiver sections UART individually selected come either from external source (port from source selected BAUD registers Internally basic baud clock created from oscillator frequency through two-stage divider chain consisting (increments prescaler 11-bit binary counter (Figure divide factors specified through read write registers shown Figure Note that 11-bit Baud Rate Divisor spills over into Prescaler Select Register (PSR) cleared upon reset
12855
FIGURE UART BAUD Clock Generation
12855
FIGURE UART BAUD Clock Divisor Registers
http
national
Baud Clock Generation (Continued)
shown Table Prescaler Factor corresponds CLOCK This condition UART power down mode where UART clock turned power saving purpose user must also turn UART clock when different baud rate chosen correspondences between 5-bit Prescaler Select Prescaler factors shown Table There many ways calculate divisor factors particularly effective method would achieve 8432 frequency coming first stage 8432 prescaler output then used drive software programmable baud rate counter create clock following baud rates 1200 1800 2400 3600 4800 7200 9600 19200 38400 (Table Other baud rates created using appropriate divisors clock then divided provide rate serial shift registers transmitter receivers TABLE Baud Rate Divisors 8432 PrescaIer Output) Baud Rate (110 (134 1200 1800 2400 3600 4800 7200 9600 19200 38400 Baud Rate Divisor (N-1) 1046 TABLE Prescaler Factors Prescaler Select 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 Prescaler Factor CLOCK
Note entries Table assume prescaIer output 8432 asynchronous mode baud rate could high 625k
http
national
Baud Clock Generation (Continued)
example considering Asynchronous Mode clock prescaler factor selected 8432 entry available Table 8432 prescaler output then used with proper Baud Rate Divisor (Table obtain different baud rates baud rate 19200 entry Table value from Table Baud Rate Divisor) Baud Rate 8432 19200 divide performed because asynchronous mode input frequency UART times baud rate equation calculate baud rates given below actual Baud Rate found from Where Baud Rate frequency Baud Rate Divisor (Table Prescaler Divide Factor selected value Prescaler Select Register (Table
Note Synchronous Mode divisor replaced
device halted crystal oscillator used Wake signal will start chip running immediately because finite start time requirement crystal oscillator idle timer (T0) generates fixed (256 delay ensure that oscillator indeed stabilized before allowing device execute code user consider this delay when data transfer expected immediately after exiting HALT mode
Diagnostic
Bits CHARL0 CHARL1 register provide Ioopback feature diagnostic testing UART When these bits following occur receiver input (RDX) internally connected transmitter output (TDX) output Transmitter Shift Register ``looped back'' into Receive Shift Register input this mode data that transmitted immediately received This feature allows processor verify transmit receive data paths UART Note that framing format this mode nine format Start nine data bits Stop bits Parity generated verified this mode
Attention Mode
UART Receiver section supports alternate mode operation referred ATTENTION Mode This mode operation selected ATTN ENUR register data format transmission must also selected having nine Data bits either Stop bits ATTENTION mode operation intended networking device with other processors Typically such environments messages consists device addresses indicating which several destinations should receive them actual data This Mode supports scheme which addresses flagged having ninth data field ninth reset zero byte Data byte While ATTENTION mode UART monitors communication flow ignores characters until address character received Upon receiving address character UART signals that character ready setting RBFL flag which turn interrupts processor UART Receiver interrupts enabled ATTN also cleared automatically this point that data characters well address characters recognized Software examines contents RBUF responds deciding either accept subsequent data stream leaving ATTN reset) wait until next address character seen setting ATTN again) Operation UART Transmitter affected selection this Mode value ninth transmitted programmed setting XBIT9 appropriately value ninth received obtained reading RBIT9 Since this located ENUR register where error flags reside operation will reset error flags
Example Asynchronous Mode Crystal Frequency Desired baud rate 9600 Using above equation calculated first 106) 9600) divided each Prescaler Factor (Table obtain value closest integer This factor happens programmed value (from Table should Using above values calculated 106) 9615 error (9615 9600) 9600
Effect HALT IDLE
UART logic reinitialized when either HALT IDLE modes entered This reinitialization sets TBMT flag resets read only bits UART control status registers Read Write bits remain unchanged Transmit Buffer (TBUF) affected Transmit Shift register (TSFT) bits receiver registers RBUF RSFT affected device will exit from HALT IDLE modes when Start character detected (L3) This feature obtained using Multi-Input Wakeup scheme provided device Before entering HALT IDLE modes user program must select Wakeup source This selection done setting WKEN (Wakeup Enable) register Wakeup trigger condition then selected high transition This done WKEDG register (Bit one)
http
national
Interrupts
device supports vectored interrupt scheme supports total fourteen interrupt sources Table lists possible device interrupt sources their arbitration rankings memory locations reserved interrupt vector each source bytes program memory space reserved each interrupt source interrupt sources except software interrupt maskable Each maskable interrupts have Enable more Pending bits maskable interrupt active associated enable pending bits interrupt active then processor will interrupted soon ready start executing instruction except above conditions happen during Software Trap service routine This exception described Software Trap sub-section interruption process accomplished with INTR instruction (opcode which jammed inside Instruction Register replaces opcode about executed following steps performed every interrupt (Global Interrupt Enable) reset address instruction about executed pushed into stack (Program Counter) branches address 00FF This procedure takes cycles execute this time since other maskable interrupts disabled user free whatever context switching required saving context machine stack with PUSH instructions user would then program (Vector Interrupt Select) instruction order branch interrupt service routine highest priority interrupt enabled pending time Note that this necessarily interrupt that caused branch address location 00FF prior context switching Thus interrupt with higher rank than which caused interruption becomes active before decision which interrupt service made then interrupt with higher rank will override lower ones will acknowledged lower priority interrupt(s) still pending however will cause another interrupt immediately following completion interrupt service routine associated with higher priority interrupt just serviced This lower priority interrupt will occur immediately following RETI (Return from Interrupt) instruction interrupt service routine just completed Inside interrupt service routine associated pending cleared software RETI (Return from Interrupt) instruction interrupt service routine will (Global Interrupt Enable) allowing processor interrupted again another interrupt active pending instruction looks active interrupts time executed performs indirect jump beginning service routine with highest rank addresses different interrupt service routines called vectors chosen user stored table starting 01E0 (assuming that located between 00FF 01DF) vectors 15-bit wide therefore occupy locations
TABLE Interrupt Vector Table ARBITRATION RANKING Highest (10) (11) (12) (13) (14) (15) (16) Lowest Software Reserved External Timer Timer Timer MICROWIRE PLUS Counters UART UART Timer Timer Capture Timer Unused Port Wakeup Default Reserved Receive Transmit Underflow Underflow Underflow Busy SOURCE DESCRIPTION VECTOR ADDRESS (Hi-Low Byte) 0yFE 0yFF 0yFC 0yFD 0yFA-0yFB 0yF8 0yF9 0yF6 0yF7 0yF4-0yF5 0yF2 0yF3 0yF0 0yF1 0yEE 0yEF 0yEC 0yED 0yEA 0yEB 0yE8 0yE9 0yE6 0yE7 0yE4 0yE5 0yE2 0yE3 0yE0 0yE1
variable which represents block vector table must located same 256-byte block except located last address block this case table must next block
http
national
Interrupts (Continued)
vector table must located same 256-byte block (0y00 0yFF) except located last address block this case table must next block vector table cannot inserted first 256-byte block vector maskable interrupt with lowest rank located 0yE0 (Hi-Order byte) 0yE1 (Lo-Order byte) forth increasing rank number vector maskable interrupt with highest rank located 0yFA (Hi-Order byte) 0yFB (Lo-Order byte) Software Trap highest rank vector located 0yFE 0yFF accident gets executed interrupt active then (Program Counter) will branch vector located 0yE0-0yE1 WARNING Default interrupt handler routine must present minimum this handler should confirm that cleared (this indicates that interrupt sequence been taken) take care required housekeeping restore ocntext return Some sort Warm Restart procedure should implemented These events occur without error part system designer programmer
Note There always possibility interrupt occurring during instruction which attempting reset other interrupt enable this occurs when single cycle instruction being used reset interrupt enable interrupt enable will reset interrupt still occur This because interrupt processing started same time interrupt being reset avoid this scenario user should always three four cycle instruction reset interrupt enable bits
Figure shows Interrupt block diagram
SOFTWARE TRAP Software Trap (ST) special kind non-maskable interrupt which occurs when INTR instruction (used acknowledge interrupts) fetched from placed inside instruction register This happen when pointing beyond available address space when stack over-popped When occurs user re-initialize stack pointer recovery procedure (similar reset necessarily containing same initialization procedures) before restarting occurrence latched into pending affected pending (not accessible user) used inhibit other interrupts direct program service routine with instruction RPND instruction used clear software interrupt pending This pending also cleared reset highest rank among interrupts Nothing (except another interrupt being serviced
12855
FIGURE Interrupt Block Diagram
http
national
Detection Illegal Conditions
device detect various illegal conditions resulting from coding errors transient noise power supply voltage drops runaway programs Reading undefined gets zeroes opcode software interrupt program fetches instructions from undefined this will force software interrupt thus signaling that illegal condition occurred subroutine stack grows down each call (jump subroutine) interrupt PUSH grows each return stack pointer initialized location during reset Consequently there more returns than calls stack pointer will point addresses (which undefined RAM) Undefined from addresses (Segment (Segment other segments Segments read which turn will cause program return address 7FFF This undefined location instruction fetched (all 0's) from this location will generate software interrupt signaling illegal condition Thus chip detect following illegal conditions Executing from undefined Over ``POP''ing stack having more returns than calls When software interrupt occurs user re-initialize stack pointer recovery procedure before restarting (this recovery program probably similar that following reset might contain same program initialization procedures) recovery program should reset software interrupt pending using RPND instruction
MICROWIRE PLUS
MICROWIRE PLUS serial synchronous communications interface MICROWIRE PLUS capability enables device interface with National Semiconductor's MICROWIRE peripherals converters display drivers E2PROMs with other microcontrollers which support MICROWIRE interface consists 8-bit serial shift register (SIO) with serial data input (SI) serial data output (SO) serial shift clock (SK) Figure shows block diagram MICROWIRE PLUS logic shift clock selected from either internal source external source Operating MlCROWIRE PLUS arrangement with internal clock source called Master mode operation Similarly operating MICROWIRE PLUS arrangement with external shift clock called Slave mode operation CNTRL register used configure control MICROWIRE PLUS mode MICROWIRE PLUS MSEL CNTRL register master mode clock rate selected bits CNTRL register Table details different clock rates that selected TABLE MICROWIRE PLUS Master Mode Clock Select Period
Where instruction cycle clock
12855
FIGURE MICROWIRE PLUS Block Diagram
http
national
MICROWIRE PLUS (Continued)
MICROWIRE PLUS OPERATION Setting BUSY register causes MICROWIRE PLUS start shifting data gets reset when eight data bits have been shifted user reset BUSY software allow less than bits shift enabled interrupt generated when eight data bits have been shifted device enter MICROWIRE PLUS mode either Master Slave Figure shows devices microcontrollers several peripherals interconnected using MICROWIRE PLUS arrangements Warning register should only loaded when clock Loading register while clock high will resuIt undefined data register clock normally when shifting Setting BUSY flag when input clock high MICROWIRE PLUS slave mode cause current clock shift register narrow safety BUSY flag should only when input clock MICROWIRE PLUS Master Mode Operation MICROWIRE PLUS Master mode operation shift clock (SK) generated internally device MICROWIRE Master always initiates data exchanges MSEL CNTRL register must enable functions onto Port pins must also selected outputs setting appropriate bits Port configuration register Table VIII summarizes settings required Master mode operation MICROWIRE PLUS Slave Mode Operation MICROWIRE PLUS Slave mode operation clock generated external source Setting MSEL CNTRL register enables functions onto Port must selected input selected output setting resetting appropriate bits Port configuration register Table VIII summarizes settings required enter Slave mode operation This table assumes that control flag MSEL TABLE VIII MICROWIRE Mode Settings (SO) (SK) Config Config Operation MICROWIRE PLUS Master MICROWlRE PLUS Master MlCROWlRE PLUS Slave MICROWlRE PLUS Slave
TRIInt STATE
TRlExt STATE
user must BUSY flag immediately upon entering Slave mode This will ensure that data bits sent Master will shifted properly After eight clock pulses BUSY flag will cleared sequence repeated Alternate Phase Operation device allows either normal clock alternate phase clock shift data register both modes normally normal mode data shifted rising edge clock data shifted falling edge clock register shifted each falling edge clock alternate phase operation data shifted falling edge clock shifted rising edge clock control flag SKSEL allows either normal clock alternate clock selected Resetting SKSEL causes MICROWIRE PLUS logic clocked from normal signal Setting SKSEL flag selects alternate clock SKSEL mapped into configuration SKSEL flag will power reset condition selecting normal signal
12855
FIGURE MICROWIRE PLUS Application
http
national
Memory
ports registers (except mapped into data memory address space ADDRESS 0000 006F 0070 007F xx80 xx8F xx90 xx91 xx92 xx93 xx94 xx95 xx96 xx97 xx98 xx99 xx9A xx9B xx9C xx9D xx9E xx9F xxA0 xxA1 xxA2 xxA3 xxA4 xxA5 xxA6 xxA7 xxA8 xxA9 xxAA xxAB xxAC xxAD xxAE xxAF xxB0 xxB1 xxB2 xxB3 xxB4 xxB5 xxB6 xxB7 xxB8 xxB9 xxBA CONTENTS On-Chip Bytes Unused Address Space (reads 1's) Unused Address Space (reads undefined data) Port Data Register Port Configuration Register Port Input Pins (read only) Reserved Port Data Register Port Configuration Register Port Input Pins (read only) Reserved Dividend Result Byte (MDR1) Dividend Multiplier Result Byte (MDR2) Dividend Result Byte Undefined (MDR3) Divisor Multiplicand Result Byte (MDR4) Divisor Multiplicand Byte(MDR5) MuItiply Divide Control Register (MDCR) Counter Control Register (CCR1) Counter Control Register (CCR2) Counter Prescaler Lower Byte (C1PRL) Counter Prescaler Upper Byte (C1PRH) Counter Count Register Lower Byte (C1CTL) Counter Count Register Upper Byte (C1CTH) Counter Prescaler Lower Byte (C2PRL) Counter Prescaler Upper Byte (C2PRH) Counter Count Register Lower Byte (C2CTL) Counter Count Register Upper Byte (C2CTH) Counter Prescaler Lower Byte (C3PRL) Counter Prescaler Upper Byte (C3PRH) Counter Count Register Lower Byte (C3CTL) Counter Count Register Upper Byte (C3CTH) Counter Prescaler Lower Byte (C4PRL) Counter Prescaler Upper Byte (C4PRH) Counter Count Register Lower Byte (C4CTL) Counter Count Register Upper Byte (C4CTH) Capture Timer Prescaler Register (CM1 PSC) Capture Timer Lower Byte (CM1CRL) Read-Only Capture Timer Upper Byte (CM1CRH) Read-Only Capture Timer Prescaler Register (CM2PSC) Capture Timer Lower Byte (CM2CRL) Read-Only Capture Timer Upper Byte (CM2CRH) Read-Only Capture Timer Control Register (CCMR1) Capture Timer Control Register (CCMR2) UART Transmit Buffer (TBUF) UART Receive Buffer (RBUF) UART Control Status Register (ENU)
http
national
Memory (Continued)
ADDRESS xxBB xxBC xxBD xxBE xxBF xxC0 xxC1 xxC2 xxC3 xxC4 xxC5 xxC6 xxC7 xxC8 xxC9 xxCA xxCB xxCC xxCD xxCF xxD0 xxD1 xxD2 xxD3 xxD4 xxD5 xxD6 xxD7 xxD8 xxD9 xxDA xxDB xxDC xxDD xxDF xxE0 xxE5 xxE6 xxE7 xxE8 xxE9 xxEA xxEB xxEC xxED xxEE xxEF xxF0 xxFB xxFC xxFD xxFE xxFF 0100 017F 0200 027F 0300 037F CONTENTS UART Receive Control Status Register (ENUR) UART Interrupt Clock Source Register (ENUI) UART Baud Register (BAUD) UART Prescaler Select Register (PSR) Reserved UART Timer Lower Byte Timer Upper Byte Timer Autoload Register T2RA Lower Byte Timer Autoload Register T2RA Upper Byte Timer Autoload Register T2RB Lower Byte Timer Autoload Register T2RB Upper Byte Timer Control Register Reserved MIWU Edge Select Register (WKEDG) MlWU Enable Register (WKEN) MlWU Pending Register (WKPND) Reserved Reserved Reserved Port Data Register Port Configuration Register Port Input Pins (Read Only) Reserved Port Port Data Register Port Configuration Register Port Input Pins (Read Only) Port Input Pins (Read Only) Port Data Register Port Configuration Register Port Input Pins (Read Only) Reserved Port Port Reserved Port Reserved Control Registers Timer Autoload Register T1RB Lower Byte Timer Autoload Register T1RB Upper Byte ICNTRL Register MICROWIRE Shift Register Timer Lower Byte Timer Upper Byte Timer Autoload Register T1RA Lower Byte Timer Autoload Register T1RA Upper Byte CNTRL Control Register Register On-chip Mapped Registers Register Register Register Register Chip Bytes (384 Bytes)
Reading memory locations 0070H-007FH (Segment will return ones Reading unused memory locations between 0080H-00F0 (Segment will return undefined data Reading memory locations from other segments segment segment will return ones
http
national
Addressing Modes
There addressing modes operand addressing four transfer control OPERAND ADDRESSING MODES Register Indirect This ``normal'' addressing mode operand data memory addressed pointer pointer Register Indirect (with auto post Increment decrement pointer) This addressing mode used with instructions operand data memory addressed pointer pointer This register indirect mode that automatically post increments decrements register after executing instruction Direct instruction contains 8-bit address field that directly points data memory operand Immediate instruction contains 8-bit immediate field operand Short Immediate This addressing mode used with Load Immediate instruction instruction contains 4-bit immediate field operand Indirect This addressing mode used with LAID instruction contents accumulator used partial address (lower bits accessing data operand from program memory TRANSFER CONTROL ADDRESSING MODES Relative This mode used instruction with instruction field being added program counter program location range from allow 1-byte relative jump implemented instruction) There ``pages'' when using since bits used Absolute This mode used with instructions with instruction field bits replacing lower bits program counter (PC) This allows jumping location current program memory segment Absolute Long This mode used with JMPL JSRL instructions with instruction field bits replacing entire bits program counter (PC) This allows jumping location program memory space Indirect This mode used with instruction contents accumulator used partial address (lower bits accessing location program memory contents this program memory location serve partial address (lower bits jump next instruction
Note special case Indirect Transfer Control addressing mode where double byte vector associated with interrupt transferred from adjacent addresses program memory into program counter (PC) order jump associated interrupt service routine
Instruction
Register Symbol Definition Registers 8-Bit Accumulator Register 8-Bit Address Register 8-Bit Address Register 8-Bit Stack Pointer Register 15-Bit Program Counter Register Upper Bits Lower Bits Register Carry Register Half Carry Register Global Interrupt Enable Interrupt Vector Upper Byte Interrupt Vector Lower Byte
Symbols Meml Memory Indirectly Addressed Register Memory Indirectly Addressed Register Direct Addressed Memory Direct Addressed Memory Direct Addressed Memory Immediate Data 8-Bit Immediate Data Register Memory Addresses (Includes Number Loaded with Exchanged with
http
national
INSTRUCTION SUBC ANDSZ IFEQ IFEQ IFNE IFGT lFBNE DRSZ SBIT RBIT lFBIT RPND LAID DCOR SWAP IFNC PUSH JMPL JSRL RETSK RETI INTR MemI Meml Meml Meml Meml Meml Meml Meml Meml Meml with Carry Subtract with Carry Logical Logical lmmed Skip Zero Logical Logical EXclusive EQual EQual Equal Greater Than Equal Decrement Skip Zero Reset Reset PeNDing Flag EXchange with Memory EXchange with Memory LoaD with Memory LoaD with Memory LoaD with Immed LoaD Memory Immed LoaD Register Memory Immed EXchange with Memory EXchange with Memory LoaD with Memory LoaD with Memory LoaD Memory lmmed CLeaR INCrement DECrement Load InDirect from Decimal CORrect Rotate Right thru Rotate Left thru SWAP nibbles Reset stack into PUSH onto stack Vector Interrupt Service Routine Jump absolute Long Jump absolute Jump relative short Jump SubRoutine Long Jump SubRoutine Jump InDirect RETurn from subroutine RETurn SKip RETurn from Interrupt Generate Interrupt OPeration MemI MemI Carry Half Carry MemI Carry Half Carry MemI Skip next Imm) MemI MemI Compare next Compare Meml next Meml Compare Meml next Meml Compare Meml next Meml next lower bits Skip (bit immediate) true next instruction Reset Software Interrupt Pending Flag MemI correction (follows SUBC) true next instruction true next instruction bits 32k) bits) except skip next instruction
Addr Addr Disp Addr Addr
http
national
Instruction Execution Time
Most instructions single byte (with immediate addressing mode instructions taking bytes) Most single byte instructions take cycle time execute Skipped instructions require number cycles skipped where equals number bytes skipped instruction opcode BYTES CYCLES INSTRUCTION table details Bytes Cycles InstructIon following table shows number bytes cycles each instruction format byte cycle Arithmetic Logic Instructions SUBC IFEQ IFGT IFBNE DRSZ SBIT RBIT lFBIT Direct Immed Instructions Using CLRA INCA DECA LAID DCORA RRCA RLCA SWAPA IFNC PUSHA POPA ANDSZ Transfer Control Instructions JMPL JSRL RETSK RETI INTR
RPND
Memory Transfer Instructions Register Indirect Direct Immed Register Indirect Auto Incr Decr
IFEQ
Note
Memory location addressed directly
http
national
Opcode List
Bits DRSZ DRSZ DRSZ JSRL RETSK RETI DRSZ JMPL POPA DRSZ DECA SBIT SBIT SBIT SBIT SBIT DRSZ INCA SBIT RBIT RBIT RBIT RBIT RBIT RBIT DRSZ IFNE IFEQ IFNE IFNC SBIT RBIT DRSZ RLCA SBIT RBIT DRSZ IFBIT PUSHA DRSZ IFBIT DCORA IFBNE IFBNE IFBNE IFBNE IFBNE IFBNE IFBNE IFBNE IFBNE IFBNE DRSZ RPND IFBIT SWAPA IFBNE DRSZ LAID IFBIT CLRA IFBNE x400 -x4FF x500 -x5FF x600 -x6FF x700 -x7FF x800 -x8FF x900 -x9FF DRSZ IFGT IFGT IFBIT IFBNE x300 -x3FF DRSZ IFEQ IFEQ IFBIT IFBNE x200 -x2FF DRSZ SUBC IFBIT IFBNE x100 -x1FF DRSZ RRCA IFBIT ANDSZ IFBNE x000 -x0FF x000 -x0FF x100 -x1FF x200 -x2FF x300 -x3FF x400 -x4FF x500 -x5FF x600 -x6FF x700 -x7FF x800 -x8FF INTR Bits x900 -x9FF xA00 -xAFF xA00 -xAFF xB00 -xBFF xB00 -xBFF xC00 -xCFF xC00 -xCFF xD00 -xDFF xD00 -xDFF xE00 -xEFF xE00 -xEFF xF00 -xFFF xF00 -xFFF
http
Where
immediate data directly addressed memory location unused opcode
national
Note opcode also opcode IFBIT
Development Support
SUMMARY
Full frame synchronous trace memory Address instruction unspecified circuit connectable trace lines Display source source) assembly mixed
iceMASTERIM-COP8 Full feature in-circuit emulation COP8 products full COP8 Basic Feature Family device package specific probes available
full hardware configurable break trace trace
control pass count increment events
COP8 Debug Module Moderate cost in-circuit emulation
development programming unit
Tool integrated interactive symbolic debugger supports both assembler (COFF) Compiler COD) linked object formats
COP8
Evaluation Programming Unit EPUCOP888GG cost In-circuit simulation development programming unit development Assembler Linker Librarian Utility Software Development Tool
Real time performance profiling analysis selectable bucket definition
Assembler COP-8-DEV-IBMA installable cross
Watch windows content updated automatically each
execution break
Compiler COP8C installable cross development Software Tool
Instruction instruction memory register changes displayed source window when single step operation
EPROM Programmer Support Covering needs from
engineering prototype pilot production full production environments IceMASTER IN-CIRCUIT EMULATION iceMASTER IM-COP8 full feature based in-circuit emulation tool developed marketed MetaLink Corporation support whole COP8 family products National resale vendor these products Figure configuration iceMASTER IM-COP8 with device specific COP8 Probe provides rich feature developing testing maintaining product
Single base unit debugger software reconfigurable
support entire COP8 family only probe personality needs change Debugger software processor customized reconfigured from master model file
Processor specific symbolic display registers
level assignments configured from master model file
Halt Idle mode notification On-line HELP customized specific processor using
master model file
Includes copy COP8-DEV-IBMA assembler linker
Order Information Base Unit IM-COP8 400-1 IM-COP8 400-2 iceMASTER Probe MHW-888RW68PWPC PLCC iceMASTER Base Unit 110V Power Supply iceMASTER Base Unit 220V Power Supply
Real-time in-circuit emulation full 4V-5 operation
range full DC-10 clock Chip options programmable jumper selectable
Direct connection application board package compatible socket surface mount assembly
Full kbytes loadable programming space that overlays (replaces) on-chip EPROM On-chip blocks used directly recreated probe necessary
12855
FIGURE COP8 iceMASTER Environment
http
national
Development Support (Continued)
IceMASTER DEBUG MODULE iceMASTER Debug Module based combination in-circuit emulation tool COP8 based EPROM programming tool developed marketed MetaLink Corporation support whole COP8 family products National resale vendor these products Figure configuration iceMASTER Debug Module moderate cost development tool capability in-circuit emulation specific COP8 microcontroller addition serves programming tool COP8 EPROM product families Summary features follows
Instruction instruction memory register changes displayed when single step operation
Debugger software processor customized reconfigured from master model file
Processor specific symbolic display registers
level assignments configured from master model file
Halt Idle mode notification Programming menu supports full product line programmable EPROM COP8 products Program data taken directly from overlay
Programming PLCC PLCC parts requires
external programming adapters
Real-time in-circuit emulation full operating voltage
range operation full DC-10 clock
processor pins cabled application
development board with package compatible cable socket surface mount assembly
Includes wall mount power supply On-board generator from input connection
external supply supported Requires level adjustment family programming specification (correct level provided on-screen pop-down display) Online HELP customized specific processor using master model file
Full kbytes loadable programming space that overlays (replaces) on-chip EPROM On-chip blocks used directly recreated necessary
On-Line HELP customized specific processor using
master model file
frames synchronous trace memory display
source source) assembly mixed most recent history prior break available trace memory
Includes copy COP8-DEV-IBMA assembler linker Order Information Debug Module Unit COP8-DM 888RW Cable Adapters DM-COP8 PLCC
Configured break points uses INTR instruction which
modestly intrusive
Software only supported features selectable Tool integrated interactive symbolic debugger supports both assembler (COFF) Compiler COD) linked object formats
12855
FIGURE COP8-DM Environment
http
national
Development Support (Continued)
COP8 ASSEMBLER LINKER SOFTWARE DEVELOPMENT TOOL National Semiconductor offers relocatable COP8 macro cross assembler linker librarian utility software development tool Features summarized follows Order Information Assembler COP8-DEV-IBMA Assembler installable Floppy Disk Drive format Periodic upgrades most recent version available National's Internet
Basic Feature Family instruction ``device''
type
Integrated utilities generate code file outputs DUMPCOFF utility This product integrated part MetaLink tools development fully supported MetaLink debugger ordered separately bundled with MetaLink products additional cost
Nested macro capability Extensive assembler directives Supported platform Generates National standard COFF output files Integrated Linker Librarian
COP8 COMPILER Compiler developed marketed Byte Craft Limited COP8C compiler fully integrated development tool specifically designed support compact embedded configuration COP8 family products Features summarized follows
ANSI with some restrictions extensions that optimize development COP8 embedded application
BITS data type extension Register declaration
with direct level definitions
pragma
language support interrupt routines Expert system rule based code generation optimization Approved List Manufacturer Microsystems Data North America (800) 225-2102 (713) 688-4600 (713) 688-0920 (800) 426-1045 (206) 881-6444 (206) 882-1043 (510) 623-8860 (800) 624-8949 (919) 430-7915 (800) 638-2423 (602) 926-0797 (602) 693-0681 (408) 263-6667 (916) 924-8037 (916) 924-8065 Europe
49-8152-4183 49-8856-932616 44-0734-440011
Asia
852-234-16611 852-2710-8121
Call North America
886-2-764-0215 886-2-756-6403
HI-LO Technology MetaLink
Call Asia
44-1226-767404 0-1226-370-434 49-80 9156 96-0 49-80 9123 41-1-9450300
852-737-1800
Systems General Needhams
886-2-917-3005 886-2-911-1283
http
national
Development Support (Continued)
Performs consistency checks against architectural
definitions target COP8 device DIAL-A-HELPER nscmicro user password anonymous username yourhost site domain
Generates program memory code Supports linking compiled object COP8 assembled
object formats
Global optimization linked code Symbolic debug load format fully source level supported
MetaLink debugger INDUSTRY WIDE EPROM PROGRAMMING SUPPORT Programming support addition MetaLink development tools provided full range independent approved vendors meet needs from engineering laboratory full production AVAILABLE LITERATURE more information please COP8 Basic Family User's Manual Literature Number 620895 COP8 Feature Family User's Manual Literature Number 620897 National's Family 8-bit Microcontrollers COP8 Selection Guide Literature Number 630009 DIAL-A-HELPER SERVICE Dial-A-Helper service provided Microcontroller Applications group Dial-A-Helper Electronic Information System that accessed Bulletin Board System (BBS) data modem site Internet standard client application site Internet using standard Internet browser such Netscape Mosaic Dial-A-Helper system provides access automated information storage retrieval system system capabilities include MESSAGE SECTION (electronic mail when accessed BBS) communications from Microcontroller Applications Group FILE SECTION which consists several file areas where valuable application software utilities could found DIAL-A-HELPER Standard Modem Modem CANADA EUROPE Baud Set-Up (800) NSC-MICRO (800) 672-6427 0-8141-351332 Length 8-Bit Parity None Stop Days
DIAL-A-HELPER WorldWide Browser nscmicro National Semiconductor WorldWide WorldWide http national CUSTOMER RESPONSE CENTER Complete product information technical support available from National's customer response centers CANADA email EUROPE email Deutsch English Fran Italiano JAPAN ASIA Beijing Shanghai (800) 272-9959 support tevm2
europe support
180-530 180-532 180-532 180-534 81-043-299-2309
10-6865-8601 21-6415-4092
Hong Kong 852) 2737-1600 Korea Malaysia Singapore Taiwan AUSTRALIA INDIA 2-3771-6909 60-4) 644-9061 255-2226
886-2-521-3288
3-9558-9999 80-559-9467
Operation
http
national
COP87L88RW 8-Bit One-Time Programmable (OTP) Microcontroller with Pulse Train Generators Capture Modules
Physical Dimensions inches (millimeters) unless otherwise noted
Plastic Leaded Chip Carrier Order Number COP87L88RWV-XE Plastic Chip Package Number V68A
LIFE SUPPORT POLICY NATIONAL'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT NATIONAL SEMICONDUCTOR CORPORATION used herein Life support devices systems devices systems which intended surgical implant into body support sustain life whose failure perform when properly used accordance with instructions provided labeling reasonably expected result significant injury user
National Semiconductor Corporation 1111 West Bardin Road Arlington 76017 1(800) 272-9959 1(800) 737-7018
critical component component life support device system whose failure perform reasonably expected cause failure life support device system affect safety effectiveness
http
national
National Semiconductor Europe 180-530 Email europe support Deutsch 180-530 English 180-532 Fran 180-532 Italiano 180-534
National Semiconductor Hong Kong 13th Floor Straight Block Ocean Centre Canton Tsimshatsui Kowloon Hong Kong (852) 2737-1600 (852) 2736-9960
National Semiconductor Japan 81-043-299-2308 81-043-299-2408
National does assume responsibility circuitry described circuit patent licenses implied National reserves right time without notice change said circuitry specifications
Other recent searches
VCO190-1455T - VCO190-1455T VCO190-1455T Datasheet
NES2527B-30 - NES2527B-30 NES2527B-30 Datasheet
LSP6501 - LSP6501 LSP6501 Datasheet
IRF510SPbF - IRF510SPbF IRF510SPbF Datasheet
D69ZOV511RA110 - D69ZOV511RA110 D69ZOV511RA110 Datasheet
CS3810 - CS3810 CS3810 Datasheet
2SK2605 - 2SK2605 2SK2605 Datasheet
1C4967 - 1C4967 1C4967 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
