Programmable Logic Device 44-Pin, CPLD Maximum Pin-to-Pin Delay Regist

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

Programmable Logic Device 44-Pin, CPLD Maximum Pin-to-Pin Delay Regist

Datasheet Thumbnail

Top Searches for this datasheet

Operates Between 2.7V 5.5V High Density, High-Performance Electrically Erasable Complex
Programmable Logic Device 44-Pin, CPLD Maximum Pin-to-Pin Delay Registered Operation 90.9 Fully Connected Input Feedback Logic Array Flexible Logic Macrocell D/T/Latch Configurable Flip Flops Global Individual Register Control Signals Global Individual Output Enable Programmable Output Slew Rate Advanced Power Management Features Automatic Stand-By (ATF1500ABVL) Pin-Controlled Stand-By Mode (Typical) Programmable Pin-Keeper Inputs I/Os Available Commercial Industrial Temperature Ranges Available 44-Pin PLCC TQFP Packages Advanced Flash Technology 100% Tested Completely Reprogrammable Program/Erase Cycles Year Data Retention 2000V Protection Latch-Up Immunity Supported Popular Party Tools Security Fuse Feature
HighPerformance ATF1500ABV ATF1500ABVL ATF1500ABV/L
Description
ATF1500ABV high performance, high density Complex PLD. Built advanced Flash technology, maximum delays supports sequential logic operation speeds 90.9 MHz. With logic macrocells inputs, easily integrates logic from several TTL, SSI, classic PLDs. ATF1500ABV's global input feedback architecture simplifies logic placement eliminates pinout changes design changes. (continued)
Configurations
Name GCLR OE1, Function Clock Logic Inputs Bidirectional Buffers Register Reset (active low) Output Enable (active low) (+3V 5.25V) Supply Power Down (active high)
INDEX CORNER
I/O/PD OE2/I GCLR/I OE1/I CLK/I
PLCC View
TQFP View
Rev. 0723D-6/98
Functional Logic Diagram(1)
Note:
Arrows connecting macrocells indicate direction groupings CASIN/CASOUT data flow.
ATF1500ABV/L
ATF1500ABV/L
ATF1500ABV bi-directional pins dedicated input pins. Each dedicated input also serve global control signal: register clock, register reset output enable. Each these control signals selected individually within each macrocell. Each logic macrocells generates buried feedback, which goes global bus. Each input also feeds into global bus. Because this global bussing, each these signals always available macrocells device. Each macrocell also generates foldback logic term, which goes regional bus. signals within regional connected macrocells within region. Cascade logic between macrocells ATF1500ABV allows fast, efficient generation complex logic functions. ATF1500ABV contains such logic chains, each capable creating term logic with product terms.
Speed/Power Management
ATF1500ABV several built-in speed power management features. ATF1500ABV contains circuitry that automatically puts device into power standby mode when logic transitions occurring. This only reduces power consumption during inactive periods, also provides proportional power savings most applications running system speeds below MHz. ATF1500ABVs also have optional pin-controlled power down mode. this mode, current drops below When power down option selected, used power down part. power down option selected design source file. When enabled, device goes into power down when high. power down mode, internal logic signals latched held, enabled outputs. transitions ignored until brought low. When power down feature enabled, cannot used logic input output. However, pin's macrocell still used generate buried foldback cascade logic signals. Each output also individual slew rate control. This used reduce system noise slowing down outputs that need operate maximum speed. Outputs default slow switching, specified fast switching design file.
Friendly Pin-Keeper Input I/O'S
Input pins ATF1500ABV have programmable "data keeper" circuits. activated, when driven high then subsequently left floating, will stay that previous high level. This circuitry prevents unused Input lines from floating intermediate voltage levels, which cause unnecessary power consumption system noise. keeper circuits eliminate need external pull-up resistors eliminate their power consumption. Pin-keeper circuits disabled. Programming controlled logic design file. Once pin-keeper circuits disabled, normal termination procedures required unused inputs I/Os.
Design Software Support
ATF1500ABV designs supported several party tools. Automated fitters allow logic synthesis using variety high level description languages formats.
Input Diagram
Diagram
DATA
INPUT 100K
PROTECTION CIRCUIT
PROGRAMMABLE OPTION
100K
PROGRAMMABLE OPTION
ATF1500ABV Macrocell
ATF1500ABV Macrocell
ATF1500ABV macrocell flexible enough support highly complex logic functions operating high speed. macrocell consists five sections: product terms product term select multiplexer; OR/XOR/CASCADE logic; flip flop; output select enable; logic array inputs. Product Terms Select Each ATF1500ABV macrocell five product terms. Each product term receives inputs signals from both global regional bus. product term select multiplexer (PTMUX) allocates five product terms needed macrocell logic gates control signals. PTMUX programming determined design compiler, which selects optimum macrocell configuration. OR/XOR/CASCADE Logic ATF1500ABV macrocell's OR/XOR/CASCADE logic structure designed efficiently support types logic. Within single macrocell, product terms routed gate, creating five input AND/OR term. With addition CASIN from neighboring macrocells, this expanded many product terms with very small additional delay. macrocell's gate allows efficient implementation compare arithmetic functions. input comes from term. other input product term fixed high level. combinatorial outputs, fixed level input allows output polarity selection. registered functions, fixed levels allow Morgan minimization product terms. gate also used emulate type flip flops. Flip Flop ATF1500ABV's flip flop very flexible data control functions. data input come from either gate from separate product term. Selecting separate product term allows creation buried registered feedback within combinatorial output macrocell. addition operation, flip flop also configured flow-through latch. this mode,
ATF1500ABV/L
ATF1500ABV/L
data passes through when clock high latched when clock low. clock itself either global individual product term. flip flop changes state clock's rising edge. When used clock, macrocell product terms selected clock enable. When clock enable function active enable signal (product term) low, clock edges ignored. flip flop's asynchronous reset signal (AR) either global clear (GCLR), product term, always off. also logic GCLR with product term. asynchronous preset (AP) product term always off. Output Select Enable ATF1500ABV macrocell output selected registered combinatorial. When output registered, same registered signal back internally global bus. When output combinatorial, buried feedback either same combinatorial signal register output separate product term chosen flip flop input. output enable multiplexer (MOE) controls output enable signals. buffer permanently enabled simple output operation. Buffers also permanently disabled allow input. this configuration macrocell resources still available, including buried feedback, expander CASCADE logic. output enable each macrocell also selected either pins individual product term. Global/Regional Busses global contains Input signals well buried feedback signal from macrocells. Together with complement each signal, this provides 68-bit input every product term. Having entire global available each macrocell eliminates potential routing problems. With this architecture designs modified without requiring pinout changes. Each macrocell also generates foldback product term. This signal goes regional bus, available macrocells. foldback inverse polarity macrocell's product terms. foldback terms each region allow generation high fan-in terms product terms) with small additional delay.
Absolute Maximum Ratings*
Temperature Under Bias -55°C +125°C Storage Temperature -65°C +150°C Voltage with Respect Ground .-2.0V +5.25V(1) Voltage Input Pins with Respect Ground During Programming.-2.0V +14.0V(1) Note: Programming Voltage with Respect Ground .-2.0V +14.0V(1) *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" cause permanent damage device. This stress rating only functional operation device these other conditions beyond those indicated operational sections this specification implied. Exposure absolute maximum rating conditions extended periods affect device reliability. Minimum voltage -0.6V which undershoot -2.0V pulses less than Maximum voltage 0.75V which overshoot 5.25V pulses less than
Operating Conditions
Commercial Operating Temperature (Case) Power Supply 70°C 2.7V 5.5V Industrial -40°C 85°C 2.7V 5.5V
Characteristics
Symbol Parameter Input Leakage Current Input High Leakage Current Condition VIL(max) VIH,min Com. ATF1500ABV ICC1(1) Power Supply Current, Standby MAX, ATF1500ABVL Ind. ICC2 Note: Power Supply Current, Power Down Mode Output Short Circuit Current Input Voltage Input High Voltage Output Voltage Output High Voltage -0.1 MAX, VOUT 0.5V VCC, VCC, -0.5 -130 0.45 Ind. Com. Units
parameters measured with outputs open, loadable, up/down counter programmed into each region.
ATF1500ABV/L
ATF1500ABV/L
Waveforms
Register Characteristics, Input Clock
Symbol tCOS(2) tCFS tSIS tSFS Parameter Clock Output Clock Feedback Setup Time Feedback Setup Time Input, I/O, Feedback Hold Time Clock Period Clock Width External Feedback 1/(tSIS tCOS) FMAXS Internal Feedback 1/(tSFS tCFS) Feedback 1/(tPS) tRPRS tRTRS Notes: Reset Recovery Time Reset Term Recovery Time slow slew outputs, tSSO 2.7-volt Adder -5.5 -5.5 58.8 76.9 76.9 52.6 71.4 71.4 Units
Characteristics volts. volts, "2.7-volt adder."
Preliminary Information
Register Characteristics, Product Term Clock(1)
Symbol tCOA tCFA tSIA tSFA Parameter Clock Output Clock Feedback Setup Time Feedback Setup Time Input, I/O, Feedback Hold Time Clock Period Clock Width External Feedback 1/(tSIA tCOA) FMAXA Internal Feedback 1/(tSFA tCFA) Feedback 1/(tPA) tRPRA tRTRA Notes: Reset Recovery Time Reset/Preset Term Recovery Time slow slew outputs, tSSO 2.7-volt Adder -6.4 -6.4 62.5 83.3 83.3 52.6 71.4 71.4 Units
Characteristics volts. volts, "2.7-volt Adder."
Characteristic
Symbol
Units
Parameter Non-Registered Output Feedback Feedback Non-Registered Output Feedback Feedback Term Output Enable Term Output Disable Output Enable Output Disable Preset Feedback Preset Registered Output Reset Feedback
2.7-volt Adder
tPD2 tPD3(2) tPD4
tPZX(2) tPXZ tPO(2) tRPF tRPO tRTF tRTO(2) tCAS tSSO tFLD Notes:
Reset Registered Output Reset Term Feedback Reset Term Registered Output Cascade Logic Delay Slow Slew Output Adder Foldback Term Delay
Characteristics volts. volts, "2.7-volt Adder." slow slew outputs, tSSO
Preliminary Information
ATF1500ABV/L
ATF1500ABV/L
Power Down Characteristics(1)
Symbol tIVDH tGVDH tCVDH tDHIX tDHGX tDHCX tDLIV tDLGV tDLCV tDLOV
Units
Parameter Valid Before High Valid
2.7-volt Adder
Before High
Valid Clock
Before High
Input Don't Care After High Don't Care After High Clock Don't Care After High Valid Valid OE(3) Valid Clock(3) Valid Output slow slew outputs, tSSO Product Term.
Notes:
Characteristics volts. volts, "2.7-volt Adder."
Preliminary Information
Input Test Waveforms Measurement Levels
Output Test Load
Capacitance
MHz, 25°C)(1)
COUT Note: Units Conditions VOUT
Typical values nominal supply voltage. This parameter only sampled 100% tested.
Power Reset
ATF1500ABV's registers designed reset during power point delayed slightly from crossing VRST, registers will reset state. result, registered output state will always power-up. This feature critical state machine initialization. However, asynchronous nature reset uncertainty actually rises system, following conditions required: rise must monotonic, from below volts. Signals from which clocks derived must remain stable during TPR. After occurs, input feedback setup times must before driving clock signal high.
Parameter
Description Power-Up Reset Time Power-Up Reset Voltage
Units
Power Down Mode
ATF1500ABV includes optional controlled power down feature. When this mode enabled, acts power down pin. When high, device supply current reduced less than During power down, output data internal logic states latched held. Therefore, registered combinatorial output data remain valid. outputs which were HI-Z state onset power down will remain HIZ. During power down, input signals except power down blocked. Input hold latches remain active insure that pins float indeterminate levels, further reducing system power. power down feature enabled logic design file. Designs using power down logic array input. However, other macrocell resources still used, including buried feedback foldback product term array inputs.
VRST
Output Slew Rate Control
Each ATF1500ABV macrocell contains configuration each control output slew rate. This allows selected data paths operate maximum throughput while reducing system noise from outputs that speed-critical. Outputs default slow edges, individually fast design file. Output transition times outputs configured "slow" have delay adder.
Security Fuse Usage
single fuse provided prevent unauthorized copying ATF1500ABV fuse patterns. Once programmed, fuse verify preload prohibited. However, 160-bit User Signature remains accessible. security fuse should programmed last, effect immediate.
Register Preload
ATF1500ABV's registers provided with circuitry allow loading each register with either high low. This feature will simplify testing since state forced into registers control test sequencing. JEDEC file with preload generated when source file with preload vectors compiled. Once downloaded, JEDEC file preload sequence will done automatically when vectors approved programmers. preload mode enabled raising input high voltage level. Contact Atmel Applications PRELOAD assignments, timing voltage requirements.
ATF1500ABV/L
ATF1500ABV/L
Ordering Information
(ns) tCOS (ns) FMAXS (MHz) 62.5 52.6 Ordering Code ATF1500ABV-12AC ATF1500ABV-12JC ATF1500ABV-15AC ATF1500ABV-15JC ATF1500ABV-15AI ATF1500ABV-15JI ATF1500ABVL-25AC ATF1500ABVL-25JC Package Operation Range Commercial (0°C 70°C) Commercial (0°C 70°C) Industrial (-40°C 85°C) Commercial (0°C 70°C)
Package Type Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) Lead, Plastic J-Leaded Chip Carrier (PLCC)
Packaging Information
44A, 44-Lead, Thin (1.0 Plastic Gull Wing Quad Flat Package (TQFP) Dimensions Millimeters (Inches)* 44J, 44-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions Inches (Millimeters)
.045(1.14)
IDENTIFY
.045(1.14)
.012(.305) .008(.203)
.656(16.7) .650(16.5) .032(.813) .026(.660) .695(17.7) .685(17.4)
.630(16.0) .590(15.0) .021(.533) .013(.330)
.050(1.27) .500(12.7)
.043(1.09) .020(.508) .120(3.05) .090(2.29) .180(4.57) .165(4.19)
.022(.559) (3X)
*Controlling dimension: millimeters
Atmel Corporation 1998. Atmel poration makes warranty products, other than those expressly contained Company's standard warranty which detailed Atmel's Terms Conditions located Company's website. Company assumes responsibility errors which appear this document, reserves right change devices specifications detailed herein time without notice, does make commitment update information contained herein. licenses patents other intellectual proper Atmel granted Company connection with sale Atmel products, expressly implication. Atmel's products authorized critical components life suppor devices systems. Atmel Headquar ters, 2325 Orchard Parkway, Jose, 95131, (408) 441-0311, (408) 487-2600 Atmel Colorado Springs, 1150 Cheyenne Mtn. Blvd., Colorado Springs, 80906, (719) 576-3300, (719) 540-1759 Atmel Rousset, Zone Industrielle, 13106 Rousset Cedex, France, (33) (33) Terms product names this document trademarks others.
Printed recycled paper.
0723D-6/98/XM
ATF1500ABV/L

Programmable Logic Device 44-Pin, CPLD Maximum Pin-to-Pin Delay Regist

Top Searches for this datasheet

Other recent searches