ASM25512C DATA SHEET INTEGRATED CIRCUITS INC. Sales E-mail:

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

ASM25512C DATA SHEET INTEGRATED CIRCUITS INC. Sales E-mail:

Datasheet Thumbnail

Top Searches for this datasheet

PLUS MAKE YOUR PRODUCTION A-PLUS
ASM25512C DATA SHEET
INTEGRATED CIRCUITS INC.
Sales E-mail: Jason sales@aplusinc.com.tw Technology E-mail: George service@aplusinc.com.tw
Address: F-10, Sec. Chenggung Rd., Taipei, Taiwan 115, R.O.C. (115) TEL: 886-2-2782-9266 FAX: 886-2-2782-9255 WEBSITE http: //www.aplusinc.com.tw
ASM25512C ASM25512C VERY LOW-COST VOICE SYNTHESIZER WITH 4-BIT MICROPROCESSOR
General Description ASM25512C very cost voice synthesizer with 4-bit microprocessor. various features including 4-bit ALU, ROM, RAM, ports, timers, clock generator, watchdog timer(WDT), voice synthesizer, etc. consists instructions device. With CMOS technology halt function minimize power dissipation. architecture similar RISC, with stages instruction pipeline. allows instructions executed single cycle, except program branches data table read instructions (which need instruction cycles). Feature Single power supply operate from 2.4V through 5.5V Internal Program ROM: 10-bit sets 20-bit access 768K bits data memory space Data Registers: 4-bit data (00-1Fh plus 40h-7Fh) Unbanked special function registers (SFR) range: 20h-3Fh Ports: PRA: 4-bit Port (2Bh) PRB: 4-bit Output Port (2Dh) PRC: 4-bit Input Port (2Fh) On-chip clock generator: Resistive Clock Drive(RM) Timer: Timer0: 9-bit auto-reload timer/counter Stack: 2-level subroutine nesting HALT Release from HALT function reduce power consumption Watch Timer (WDT) Instruction: 1-cycle instruction except table read program branches which 2-cycles Number instruction: Voice function implemented microprocessor instruction 8-bit COUT output ASM25512C
2002/10/29
ASM25512C
FIGURE Block Diagram ASM25512C
Data Bus[3:0] Latch PCL(4) PC[11:0] (ADDR[19:12]) =00000000b ADDR[19:0] Stack(12) (2-Level) ROM_ADDR[19:0] DPR3,2,1 DPR[19:0] Program (Data) Instruction Latch Instruction [9:0] Instruction Decoder
PCLATCH(8) PCH(8)
DLATCH(10) ROM_Data[9:0]
Data Bus[3:0] Accumlator(4)
Instruction [9:0]
SRAM
ALU(4) Register(4) Immediate(4) 00h-1Fh 40h-7Fh
Timer0(9)
PRA(4) PRB(4) PRC(4)
P1,P2,P3,P4 enter test mode
Voice synthesizer
Clock Generator Test select Power Reset RESET PRA0
weak strong pull-low PRA, PRB, VDD/GND PRASL(4)
One-Channel
Reset Chip Reset Chip
COUT
COUT
Instruction [9:0]
Control Signal
2002/10/29
ASM25512C
FIGURE External ASM25512C
PC[11:0]
12bit STACK 20-bit Data Pointer Reset Vector
00000h
00080h
Reserved Testing
Program data
00080h-003FFh 00400h 00000h-00FFFh
00000h-BFFFFh
00FFFh(4K)
Data
BFFFFh(768Kx10-bits)
2002/10/29
ASM25512C
Pin-Out ASM25512C Pin-Out
VDD3 PRC1 PRC0/RESET PRA3-1 PRA0/RESET Std./O.D. Std./O.D. Std./O.D. Std./O.D. Std./O.D. Std./O.D. Third Power supply during operation Input port with programmable strong pull-low weak pull-low fix-input-floating capability Input port with programmable strong pull-low weak pull-low fix-input-floating capability Mask option selected external RESET with weak pull-low capability port with programmable strong pull-low weak pull-low fix-input-floating capability Output type with standard Open-Drain output port with programmable strong pull-low weak pull-low fix-input-floating capability Output type with standard Open-Drain output Mask option selected external RESET with weak pull-low capability mode Oscillator input First Power supply during operation Current Output Audio First Circuit Ground Potential Second Circuit Ground Potential Enter Test Mode. TEST High Second Power supply during operation Output type with standard Open-Drain output Input port with programmable strong pull-low weak pull-low fix-input-floating capability Third Circuit Ground Potential
VDD1 COUT GND1 GND2 TEST VDD2 PRB0-3 PRC2-3 GND3
Application circuit
2002/10/29
ASM25512C
Bonding Diagram
(192K bit) 4-Block
ASM25512C
4470 (um)
CHIP SIZE: 3090 (um), 4470 (um)
Substrate must connected GND.
3090 (um)
ASM25512C Location Name VDD3 PRC1 PRC0 PRA3 PRA2 PRA1 PRA0/RESET VDD1 COUT
-1445.96 -1325.24 -1202.92 -1080.6 -958.28 -835.96 -713.64 -591.32 -416.04 -162.24
Chip Size: 3090 (um) 4470 (um) Name -2123.6 GND1 38.72 -2118.08 -2123.6 GND2 118.72 -2118.08 -2123.6 TEST 319.68 -2123.6 -2123.6 VDD2 575.32 -2123.6 -2123.6 PRB0 714.48 -2123.6 -2123.6 PRB1 836.8 -2123.6 -2123.6 PRB2 959.12 -2123.6 -2123.6 PRB3 1081.44 -2123.6 -2123.6 PRC2 1203.76 -2123.6 -2123.6 PRC3 1326.08 -2123.6 GND3 1449.36 -2123.6
2002/10/29
ASM25512C
Characteristics ASM25512C
SYMBOL Cout dF/F dF/F PARAMETER OPERATING VOLTAGE SUPPLY CURRENT STANDBY OPERATING MIN. TYP. MAX. UNIT CONDITION depending Freq. 4MHz, HALT Mode 4MHz, Floating 4MHz, HALT Mode Ports with weak pull-high pull-low)
INPUT CURRENT /Internal pull OUTPUT HIGH CURRENT OUTPUT CURRENT CURRENT (FULL SCALE) FREQUENCY STABILITY Fosc VARIATION
-5.2
4MHz, ports)
Fosc(3v- 2.4v) Fosc (3v) VDD=3V, Rosc=820k, 4MHz
FIGURE Frequency Range Rosc mode Resistor(k ohm) Freq.(MHz) 1000 3.18
Freq. Freq. 1000 1100 7.89 6.02 3.18
6.02
7.89
2002/10/29

ASM25512C DATA SHEET INTEGRATED CIRCUITS INC. Sales E-mail:

Top Searches for this datasheet

Other recent searches