12-Bit, MSPS/105 MSPS Converter AD9432 ENCODE ENCODE PIPELINE OUT
|
|
|
Top Searches for this datasheet
FEATURES On-Chip Reference Track/Hold On-Chip Input Buffer Typical Power Dissipation MSPS Analog Bandwidth MSPS SFDR MSPS Differential Analog Input Range Single Supply Operation CMOS/TTL Outputs Two's Complement Output Format APPLICATIONS Communications Basestations `Zero-IF' Subsystems Wireless Local Loop (WLL) Local Multipoint Distribution Service (LMDS) HDTV Broadcast Cameras Film Scanners GENERAL INTRODUCTION
12-Bit, MSPS/105 MSPS Converter AD9432
ENCODE ENCODE PIPELINE OUTPUT STAGING D11-D0
TIMING
AD9432
VREFOUT VREFIN
AD9432 12-bit monolithic sampling analog-to-digital converter with on-chip track-and-hold circuit optimized high-speed conversion ease use. product operates MSPS conversion rate with outstanding dynamic performance over full operating range. requires only single power supply encode clock full-performance operation. external reference driver components required many applications. digital outputs TTL/CMOS compatible separate output power supply supports interfacing with logic. encode input supports either differential single-ended TTL/CMOS-compatible.
Fabricated advanced BiCMOS process, AD9432 available 52-lead plastic quad flatpack package (LQFP) specified over industrial temperature range (-40°C +85°C).
REV.
Information furnished Analog Devices believed accurate reliable. However, responsibility assumed Analog Devices use, infringements patents other rights third parties which result from use. license granted implication otherwise under patent patent rights Analog Devices. Technology Way, P.O. 9106, Norwood, 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2000
AD9432-SPECIFICATIONS otherwise noted)
Parameter RESOLUTION ACCURACY Differential Nonlinearity Integral Nonlinearity Missing Codes Gain Error1 Gain Tempco1 ANALOG INPUT Input Voltage Range (AIN-AIN) Common-Mode Voltage Input Offset Voltage Input Resistance Input Capacitance Analog Bandwidth, Full Power ANALOG REFERENCE Output Voltage Tempco Input Bias Current SWITCHING PERFORMANCE Maximum Conversion Rate Minimum Conversion Rate Encode Pulsewidth High (tEH) Encode Pulsewidth (tEL) Aperture Delay (tA) Aperture Uncertainty (Jitter) Output Valid Time (tV)2 Output Propagation Delay (tPD)2 Output Rise Time (tR)2 Output Fall Time (tF) Out-of-Range Recovery Time Transient Response Time Latency DIGITAL INPUTS Encode Input Common Mode Differential Input (ENC-ENC) Single-Ended Logic Voltage Logic Voltage Input Resistance Input Capacitance DIGITAL OUTPUTS Logic Voltage (VDD Logic Voltage (VDD Output Coding POWER SUPPLY Power Dissipation3 Power Supply Rejection Ratio (PSRR) IVCC IVDD 25°C Full 25°C Full Full 25°C Full Full Full Full Full 25°C 25°C Full Full Full Full Full 25°C 25°C 25°C 25°C Full Full Full Full 25°C 25°C Full Full Full Full Full Full 25°C Full Full Temp Test Level
(VDD external reference; differential encode input, unless
AD9432BST-80 -0.75 0.25 -1.0 -1.0 -1.5 Guaranteed +0.75 +1.0 +1.0 +1.5 -0.75 -1.0 -1.0 -1.5 AD9432BST-105 0.25 Guaranteed +0.75 +1.0 +1.0 +1.5
Unit Bits ppm/°C ppm/°C MSPS MSPS Cycles
0.25
0.25
0.05 0.05 Two's Complement 1000 12.2
0.05 0.05 Two's Complement 12.5 1100
Full 25°C Full Full
mV/V
REV.
AD9432
Parameter DYNAMIC PERFORMANCE Signal-to-Noise Ratio (SNR) (Without Harmonics) 10.3 Signal-to-Noise Ratio (SINAD) (With Harmonics) 10.3 Effective Number Bits Second Third Harmonic Distortion Worst Harmonic Spur (Excluding Second Third) Two-Tone Intermod Distortion (IMD) fIN1 29.3 MHz; fIN2 30.3 fIN1 70.3 MHz; fIN2 71.3
Temp
Test Level
AD9432BST-80
AD9432BST-105
Unit
25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C 25°C
65.5
67.5 67.2 67.0 66.1 67.2 66.9 66.7 65.8 11.0 10.9 10.9 10.7
65.5
67.5 67.2 67.0 66.1 67.2 66.9 66.7 65.8 11.0 10.9 10.9 10.7
Bits Bits Bits Bits
64.5
NOTES Gain error gain temperature coefficients based only (with fixed external reference differential analog input). measured from transition points ENCODE input 50%/50% levels digital outputs swing. digital output load during test exceed load current Rise fall times measured from 90%. Power dissipation measured with encode rated speed analog input. (Outputs Static, SNR/harmonics based analog input voltage -0.5 dBFS referenced full-scale input range. Typical LQFP package 50°C/W. Specifications subject change without notice.
ABSOLUTE MAXIMUM RATINGS*
Analog Inputs -0.5 Digital Inputs -0.5 VREFIN -0.5 Digital Output Current Operating Temperature -55°C +125°C Storage Temperature -65°C +150°C Maximum Junction Temperature 175°C Maximum Case Temperature 150°C
*Stresses above those listed under Absolute Maximum Ratings cause permanent damage device. This stress rating only; functional operation device these other conditions outside those indicated operation sections this specification implied. Exposure absolute maximum ratings extended periods affect device reliability.
ORDERING GUIDE Temperature Ranges -40°C +85°C Package Descriptions Package Option
Model AD9432BST -80, -105
AD9432/PCB 25°C CAUTION (electrostatic discharge) sensitive device. Electrostatic charges high 4000 readily accumulate human body test equipment discharge without detection. Although AD9432 features proprietary protection circuitry, permanent damage occur devices subjected high-energy electrostatic discharges. Therefore, proper precautions recommended avoid performance degradation loss functionality.
52-Lead Plastic Quad ST-52 Flatpack (LQFP) Evaluation Board
WARNING!
SENSITIVE DEVICE
REV.
AD9432
DGND (LSB)
100% production tested 25°C sample tested specified temperatures.
ENCODE ENCODE DGND
IDENTIFIER
Sample tested only. Parameter guaranteed design characterization testing. Parameter typical value only. 100% production tested 25°C; guaranteed design characterization testing industrial temperature range.
100% production tested.
AD9432
VIEW (Not Scale)
(MSB)
VREFOUT VREFIN
EXPLANATION TEST LEVELS Test Level
CONFIGURATION
DGND
DGND
FUNCTION DESCRIPTIONS Number AD9432BST 15-20, 25-30 DEFINITION SPECIFICATIONS
Name ENCODE ENCODE D11-D6, D5-D0 DGND VREFIN VREFOUT
Function Analog Ground. Analog Supply Encode Clock ADC-Complementary. Encode Clock ADC-True (ADC samples rising edge ENCODE). Range Output. Digital Output. Digital Output Ground. Digital Output Power Supply (2.7 Connect. Reference Input (2.5 Typical); Bypass with Ground. Internal Reference Output (2.5 Typical). Analog Input-True. Analog Input-Complementary. Minimum Conversion Rate
Analog Bandwidth (Small Signal) analog input frequency which spectral power fundamental frequency determined analysis) reduced Aperture Delay delay between differential crossing ENCODE ENCODE instant which analog input sampled.
Aperture Uncertainty (Jitter)
encode rate which lowest analog signal frequency drops more than below guaranteed limit.
Maximum Conversion Rate
encode rate which parametric testing performed.
Output Propagation Delay
sample-to-sample variation aperture delay.
Differential Nonlinearity
delay between differential crossing ENCODE ENCODE time when output data bits within valid logic levels.
Power Supply Rejection Ratio
deviation code from ideal step.
Encode Pulsewidth/Duty Cycle
ratio change input offset voltage change power supply voltage.
Signal-to-Noise Plus Distortion (SINAD)
Pulsewidth high minimum amount time that ENCODE pulse should left Logic state achieve rated performance; pulsewidth minimum time ENCODE pulse should left state. given clock rate, these specs define acceptable Encode duty cycle.
Integral Nonlinearity
ratio signal amplitude (set below full scale) value other spectral components, including harmonics excluding
Signal-to-Noise Ratio (SNR)
deviation transfer function from reference line measured fractions using "best straight line" determined least square curve fit.
ratio signal amplitude (set below full scale) value other spectral components, excluding first five harmonics REV.
AD9432
Spurious-Free Dynamic Range (SFDR) Two-Tone SFDR
ratio signal amplitude value peak spurious spectral component. peak spurious component harmonic. reported (i.e., degrades signal level lowered), dBFS (always related back converter full scale).
Two-Tone Intermodulation Distortion Rejection
ratio value either input tone value peak spurious component. peak spurious component product. reported (i.e., degrades signal levels lowered), dBFS (always related back converter full scale).
Worst Harmonic
ratio value either input tone value worst third order intermodulation product; reported dBc.
ratio signal amplitude value worst harmonic component, reported dBc.
SAMPLE
SAMPLE
SAMPLE N+10
SAMPLE N+11
ENCODE ENCODE
SAMPLE
SAMPLE
D11-D0 DATA N-11 DATA N-10 DATA DATA
DATA
Figure Timing Diagram
ENCODE
VREFIN
ENCODE
Figure Equivalent Voltage Reference Input Circuit
Figure Equivalent Encode Input Circuit
VREFOUT DIGITAL OUTPUT
VREF OUTPUT
DIGITAL OUTPUT
Figure Equivalent Voltage Reference Output Circuit
Figure Equivalent Digital Output Circuit
ANALOG INPUT
Figure Equivalent Analog Input Circuit
REV.
AD9432 -Typical Performance Characteristics
10.3MHz SFDR
SINAD
ENCODE MSPS INPUT FREQUENCY (-0.5dBFS)
Figure SNR/SINAD/SFDR 10.3
Figure Input Frequency, Encode MSPS
10.3MHz
ENCODE 105MSPS
(-6.0dBFS)
(-0.5dBFS) (-3.0dBFS)
-100 ENCODE MSPS
ANALOG INPUT FREQUENCY
Figure Harmonics 10.3
Figure Harmonics fIN: MSPS
ENCODE 105MSPS
ENCODE 105MSPS WORST OTHER (-0.5dBFS)
SINAD (-3.0dBFS)
WORST OTHER (-6.0dBFS)
WORST OTHER (-3.0dBFS)
SINAD (-6.0dBFS) SINAD (-0.5dBFS)
ANALOG INPUT FREQUENCY
ANALOG INPUT FREQUENCY
Figure SINAD fIN: MSPS
Figure Worst-Case Spur (Other than Second Third) fIN: MSPS
REV.
AD9432
ENCODE 105MSPS 10.3MHz (-0.53dBFS) 67.32dB SINAD 67.07dB SFDR -85dBc
ENCODE 105MSPS 50.3MHz (-0.46dBFS) 67.0dB SINAD 66.7dB SFDR -80dBc
-100 -110 -120 SAMPLES
-100 -110 -120 SAMPLES
Figure Spectrum: MSPS, 10.3
Figure Spectrum: MSPS, 50.3
ENCODE 105MSPS 27.0MHz (-0.52dBFS) 67.3dB SINAD 67.0dB SFDR -83.1dBc
AIN1 29.3MHz (-7dBFS) AIN2 30.3MHz (-7dBFS) ENCODE 105MSPS
-100 -110 -120 SAMPLES
-100 -110 -120 SAMPLES
Figure Spectrum: MSPS,
Figure Two-Tone Spectrum, Wideband: MSPS, AIN1 29.3 MHz, AIN2 30.3
ENCODE 105MSPS 40.9MHz (-0.56dBFS) 67.2dB SINAD 66.9dB SFDR -80dBc
AIN1 70.3MHz (-7dBFS) AIN2 71.3MHz (-7dBFS) ENCODE 105MSPS
-100 -110 -120 SAMPLES
-100 -110 -120 SAMPLES
Figure Spectrum: MSPS, 40.9
Figure Two-Tone Spectrum, Wideband: MSPS, AIN1 70.3 MHz, AIN2 71.3
REV.
AD9432
WORST CASE SPURIOUS dBFS
1.00 0.75 0.50
ENCODE 105MSPS 50.3MHz
dBFS
0.25 0.00
-0.25 -0.50 -0.75
-1.00
ANALOG INPUT POWER LEVEL dBFS
Figure Single Tone SFDR
Figure Integral Nonlinearity: MSPS
1.00 0.75 0.50
0.25 0.00
-0.25 -0.50 -0.75 -1.00
VOLTAGE
CURRENT
Figure Differential Nonlinearity: MSPS
Figure Voltage Reference Output Current Load
REV.
AD9432
APPLICATION NOTES Theory Operation
AD9432 multibit pipeline converter that uses switched capacitor architecture. Optimized high speed, this converter provides flat dynamic performance frequencies near Nyquist. transitional errors calibrated final test typical accuracy 0.25 less.
Often, cleanest clock source crystal oscillator producing pure sine wave. this configuration, with roughly symmetrical clock input, input ac-coupled biased reference voltage that also provides ENCODE. This ensures that reference voltage centered encode signal.
Digital Outputs
USING AD9432
ENCODE Input
digital outputs (2.7 TTL/CMOScompatible lower power consumption.
Analog Input
high speed converter extremely sensitive quality sampling clock provided user. track/hold circuit essentially mixer, noise, distortion, timing jitter clock will combined with desired signal output. that reason, considerable care been taken design ENCODE input AD9432, user advised give commensurate thought clock source. ENCODE input supports either differential single-ended fully TTL/CMOS compatible. Note that ENCODE inputs cannot driven directly from PECL level signals (VIHD max). PECL level signals easily accommodated coupling shown Figure Good performance obtained using MC10EL16 circuit drive encode inputs.
PECL GATE
analog input AD9432 differential buffer. input buffer self-biased on-chip resistor divider that sets common-mode voltage nominal (see Equivalent Circuits section). Rated performance achieved driving input differentially. Minimum input offset voltage obtained when driving from source with differential source impedance such transformer applications. Capacitive coupling inputs will increase input offset voltage much Driving single-endedly will degrade performance. best dynamic performance, impedances should match. Special care taken design analog input section AD9432 prevent damage corruption data when input overdriven. nominal input range p-p. Each analog input will when driven differentially.
AD9432
ENCODE ENCODE
Figure Coupling ENCODE Inputs
ENCODE Voltage Level Definition
voltage level definitions driving ENCODE ENCODE single-ended differential mode shown Figure ENCODE Inputs Differential Signal Amplitude (VID) min, High Differential Input Voltage (VIHD) Differential Input Voltage (VILD) Common-Mode Input (VICM) 1.25 min, High Single-Ended Voltage (VIHS) Single-Ended Voltage (VILS)
ENCODE ENCODE VIHD VICM VILD
Figure Full-Scale Analog Input Range
Voltage Reference
stable accurate voltage reference built into AD9432 (VREFOUT). normal operation internal reference used strapping placing decoupling capacitor VREFIN. input range adjusted varying reference voltage applied AD9432. appreciable degradation performance occurs when reference adjusted ±5%. full-scale range tracks reference voltage changes linearly.
Timing
VIHS ENCODE
VILS
Figure Differential Single-Ended Input Levels
AD9432 provides latched data outputs, with pipeline delays. Data outputs available propagation delay (tPD) after rising edge encode command (see Figure length output data lines loads placed them should minimized reduce transients within AD9432; these transients detract from converter's dynamic performance.
REV.
AD9432
minimum guaranteed conversion rate AD9432 MSPS. internal clock rates below MSPS, dynamic performance degrade. Therefore, input clock rates below should avoided.
Table Output Coding (VREF +2.5 (Two's Complement)
Code +2047 -2048
AIN-AIN 1.000 -0.00049 -1.000
Digital Output 0111 1111 1111 0000 0000 0000 1111 1111 1111 1000 0000 0000
SINAD
Figure Measured SINAD (Encode MSPS)
Using AD8138 Drive AD9432
differential output from Analog Devices, Inc., AD8138 used drive AD9432 dc-coupled applications. AD8138 specifically designed driver applications. Superior performance maintained analog frequencies MHz. AD8138 provides single-ended-to-differential conversion, providing cost option transformer coupling applications well. circuit Figure breadboarded measured performance shown Figures figures shown supplies AD8138-performance dropped about dB-2 with single supply AD8138. Figure shows SINAD dBFS analog input frequency varied from with encode rate MSPS. measurements nominal conditions room temperature. Figure shows second third harmonic distortion performance under same conditions. common-mode voltage AD8138 outputs adjusted input VOCM provide common-mode voltage AD9432 inputs require.
-100
Figure Measured Second Third Order Harmonic Distortion (Encode MSPS)
EVALUATION BOARD
AD9432 evaluation board offers easy test AD9432. requires analog signal, encode clock, power supplies inputs. clock buffered board provide clocks on-board latches. digital outputs output clock available standard 37-pin connector
Power Connector
AD9432
10pF
Power supplied board detachable 4-pin power strips P30, P40.
AD8138 22pF VOCM
VCC2 V/165 V/200
Supply Analog Supply
10pF
Connect Connect /105 Latch, Digital Output Supply
Figure AD8138/AD9432 Schematic
-10-
REV.
AD9432
Analog Inputs
evaluation board accepts analog input signal connector This single-ended signal ac-coupled capacitor drives wideband transformer (MiniCircuits ADT1-1WT) that converts single-ended signal differential signal. (The AD9432 should driven differentially provide optimum performance.) evaluation board shipped with termination resistors which provide effective termination impedance; input termination resistor optional. Note: second harmonic distortion that some transformers tend introduce high frequencies reduced coupling transformers series shown Figure below. (Improvements order dB-4 realized.)
AIN+ AIN-
Note: Jitter performance clock source critical this performance level; stable, crystal-controlled signal generator used generate performance plots. Figure shows Encode+ clock ADC. Latch clock generated card also shown plot.
STOP: 5.00GS/s ACQS
2.33V 810mV
FREQ 106.3167MHz SIGNAL AMPLITUDE
Figure Improving Second Harmonic Distortion Performance
STOP: 5.00GS/s ACQS
1.00V
1.00V
5.00ns
1.20V
Figure Encode+ Clock Latch Clock
DATA OUTPUTS
3.4V 2.5mV
FREQ 49.995MHz SIGNAL AMPLITUDE
digital outputs latched board 574s, latch outputs available 37-pin connector Pins 25-36. latch output clock (data ready) available with complement There series termination resistors data clock outputs. These changed required accommodate different loading situations. Figure shows data switching output clock (DR) connector.
STOP: 5.00GS/s ACQS
500mV 2.00V
500mV
5.00ns
3.00V
3.06V -390mV FREQ 105.4562MHz
Figure Analog Input Levels
full-scale analog inputs should signals degrees phase with each other shown Figure analog inputs biased on-chip resistor dividers that common-mode voltage approximately (0.6 AIN+ AIN- each vary between shown upper traces Figure lower trace input V/div scale).
Encode
encode input board connector p-p) input ac-coupled drives high-speed differential line receivers (MC10EL16). These receivers provide subnanosecond rise times their outputs-a requirement clock inputs optimum performance. EL16 outputs PECL levels must ac-coupled meet common-mode levels required AD9432 encode inputs. PECL/TTL translator (MC100ELT23), provides clocks required output latches, DAC, 37-pin connector.
1.00V
1.00V
5.00ns
1.20V
Figure Data Clock 37-Pin Connector
REFERENCE
AD9432 on-chip reference available VREFOUT (Pin 46). Most applications will simply this output VREFIN input (Pin 45). This accomplished jumping board. external voltage reference drive VREFIN desired strapping placing AD780 voltage reference board (not supplied).
REV.
-11-
AD9432
TROUBLESHOOTING
evaluation board board reconstruction (AD9752). This placed only facilitate testing debug board. should used measure performance ADC, will accurately indicate performance. output available will drive load. Provision power-down DAC.
LAYOUT
board does seem working correctly, following: Verify power pins. Check that jumpers correct position desired mode operation. Verify VREF running encode clock analog inputs speeds MSPS/1 MHz) monitor outputs, output, outputs toggling. AD9432 Evaluation Board provided design example customers Analog Devices, Inc. makes warranties, express, statutory, implied, regarding merchantability fitness particular purpose.
designed four-layer board. Components routing layer with ground flood additional isolation. Test ground points were judiciously placed facilitate high-speed probing. common ground plane exists second layer. third layer three split power planes, support logic. DAC, components, routing located bottom layer.
Bill Materials
Quantity
REFDES C1-C8, C10-C13, C17, C19-C22, C27-C29, C41, C42, C47, C48, C53, C56, C58, C60, C61, C14, C18, C31, E1-E13, E30, E32, E40, E42, P30, R10, (R1, Optional) R25, R26, R31, RP1-RP4 U12-U13
Device Capacitor
Package
Value 0.01
Capacitor Capacitor Capacitor E-HOLE Connector 37-Pin Connector Power Connector Resistor Resistor Resistor Resistor Transformer Reference (Not Supplied) Inverter Supplied) Latch PECL/TTL Translator Differential Receiver Resistor
CAPTAJD CAPTAJD Test Point Female 1206 1206 1206 1206
747462-2 Mini-Circuits ADT1-1WT AD9752 AD780N NC7SZ04P5 AD9432 74AC574M MC100ELT23 MC10EL16 24.9
SOIC SOIC SC70 52QFP SOIC SOIC SOIC 1206
-12-
REV.
AGND
Figure 33a. Schematic
-13-
AGND AGND AGND AGND MC10EL16 AGND AGND AGND VCC2 AGND AGND AGND MC10EL16 MC100ELT23 AGND AGND
AGND
REV.
(NOT SUPPLIED) AGND EXTREF (MSB) EXTREF AGND VREFOUT VREFIN 24.9 0.01 AGND AGND AGND FLOAT AGND RPAK_742 AGND AD780N AGND +VIN TEMP 2.5/3V VOUT TRIM
AD9432
ANALOG
AGND 24.9
SMBPN
AGND
ADT1-1WT
RPAK_742
(OPTIONAL)
ENCODE
SMBPN
(R1, OPTIONAL) AGND VCC2 AGND AGND NC7SZ04P5 (NOT SUPPLIED) AGND CONNECT AGND
CLOCK
AD9432
BYPASS AGND VCC2
AGND
AGND
(+3V)
AD9432
BYPASS AGND LATCHES
AGND
(+5V)
AGND
AGND
VCC2 (+5V)
AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND AGND CLOCK AGND RPAK_742
RPAK_742 CLOCK 74AC574M GROUND PLANE CONNECTING E-HOLES AGND 74AC574M
OUT_EN CLOCK
SCOPE TEST POINTS
Figure 33b. Schematic (Continued)
-14-
AGND DVDD DCON AVDD ICOMP IOUTA IOUTB ACON FSADJ REFIO REFLO SLEEP AD9752 CONNECT AGND VCC2 AGND AGND AGND AGND AGND 24.9 AGND NC7SZ04P5 CLOCK VCC2 AGND VCC2
CLOCK
OUT_EN CLOCK
AGND
DACOUT
VCC2 SMBPN
AGND
REV.
AD9432
Figure Silkscreen
Figure Split Power Plane
Figure Level Routing
Figure Bottom Layer Route
Figure Ground Plane
Figure Bottom Silkscreen
REV.
-15-
AD9432
OUTLINE DIMENSIONS
Dimensions shown inches (mm).
52-Lead Plastic Quad Flatpack (LQFP) (ST-52)
0.063 (1.60) 0.030 (0.75) 0.018 (0.45)
0.472 (12.00)
SEATING PLANE VIEW
(PINS DOWN)
0.394 (10.0)
0.006 (0.15) 0.002 (0.05) 0.057 (1.45) 0.053 (1.35)
0.026 (0.65)
0.015 (0.38) 0.009 (0.22)
-16-
REV.
PRINTED U.S.A.
C00587-0-10/00 (rev.
Other recent searches
TGM-18-2005 - TGM-18-2005 TGM-18-2005 Datasheet
TDFS8A-5075Z-10A - TDFS8A-5075Z-10A TDFS8A-5075Z-10A Datasheet
SHC76 - SHC76 SHC76 Datasheet
SD403C - SD403C SD403C Datasheet
MS3470 - MS3470 MS3470 Datasheet
MAX17535 - MAX17535 MAX17535 Datasheet
FK10UM-9 - FK10UM-9 FK10UM-9 Datasheet
CFAL25664A - CFAL25664A CFAL25664A Datasheet
BDV64 - BDV64 BDV64 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
