April 1988 Revised July 1999 74F139 Dual 1-of-4 Decoder/Demultipl

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

April 1988 Revised July 1999 74F139 Dual 1-of-4 Decoder/Demultipl

Datasheet Thumbnail

Top Searches for this datasheet

74F139 Dual 1-of-4 Decoder/Demultiplexer
April 1988 Revised July 1999
74F139 Dual 1-of-4 Decoder/Demultiplexer
F139 high-speed, dual 1-of-4 decoder/demultiplexer. device independent decoders, each accepting inputs providing four mutually exclusive active outputs. Each decoder active Enable input which used data input 4-output demultiplexer. Each half F139 used function generator providing four minterms variables.
Features
Multifunction capability completely independent 1-of-4 decoders Active mutually exclusive outputs
Ordering Code:
Order Number 74F139SC 74F139SJ 74F139PC Package Number M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE 5.3mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available Tape Reel. Specify appending suffix letter ordering code.
Logic Symbols
Connection Diagram
Truth Table
IEEE/IEC Inputs Outputs
HIGH Voltage Level Voltage Level Immaterial
1999 Fairchild Semiconductor Corporation
DS009479
www.fairchildsemi.com
74F139
Unit Loading/Fan
U.L. Names O0-O3 Description Address Inputs Enable Inputs (Active LOW) Outputs (Active LOW) 1.0/1.0 1.0/1.0 50/33.3 Input IIH/IIL HIGH/LOW Output IOH/IOL µA/-0.6 µA/-0.6 mA/20
Functional Description
F139 high-speed dual 1-of-4 decoder/demultiplexer. device independent decoders, each which accepts binary weighted inputs (A0-A1) provides four mutually exclusive active Outputs (O0-O3). Each decoder active enable (E). When HIGH outputs forced HIGH. enable used data input 4-output demultiplexer application. Each half F139 generates four minterms variables. These four minterms useful some applications, replacing multiple gate functions shown Figure thereby reducing number packages required logic network.
FIGURE Gate Functions (each half)
Logic Diagram
Please note that this diagram provided only understanding logic operations should used estimate propagation delays.
www.fairchildsemi.com
74F139
Absolute Maximum Ratings(Note
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Potential Ground Input Voltage (Note Input Current (Note Voltage Applied Output HIGH State (with Standard Output STATE Output Current Applied Output State (Max) Last Passing Voltage (Min) twice rated (mA) 4000V -0.5V -0.5V +5.5V -65°C +150°C -55°C +125°C -55°C +150°C -0.5V +7.0V -0.5V +7.0V +5.0
Recommended Operating Conditions
Free Ambient Temperature Supply Voltage +70°C +4.5V +5.5V
Note Absolute maximum ratings values beyond which device damaged have useful life impaired. Functional operation under these conditions implied. Note Either voltage limit current limit sufficient protect inputs.
Electrical Characteristics
Symbol IBVI ICEX Parameter Input HIGH Voltage Input Voltage Input Clamp Diode Voltage Output HIGH Voltage Output Voltage Input HIGH Current Input HIGH Current Breakdown Test Output HIGH Leakage Current Input Leakage Test Output Leakage Circuit Current Input Current Output Short-Circuit Current Power Supply Current 4.75 3.75 -0.6 -150 -1.2 Units Conditions Recognized HIGH Signal Recognized Signal 2.7V 7.0V VOUT Other Pins Grounded VIOD Other Pins Grounded 0.5V VOUT
Electrical Characteristics
+25°C Symbol Parameter tPLH tPHL tPLH tPHL Propagation Delay Propagation Delay +5.0V +70°C +5.0V Units
www.fairchildsemi.com
74F139
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A
16-Lead Small Outline Package (SOP), EIAJ TYPE 5.3mm Wide Package Number M16D
www.fairchildsemi.com
74F139 Dual 1-of-4 Decoder/Demultiplexer
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E
Fairchild does assume responsibility circuitry described, circuit patent licenses implied Fairchild reserves right time without notice change said circuitry specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS AUTHORIZED CRITICAL COMPONENTS LIFE SUPPORT DEVICES SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL PRESIDENT FAIRCHILD SEMICONDUCTOR CORPORATION. used herein: Life support devices systems devices systems which, intended surgical implant into body, support sustain life, whose failure perform when properly used accordance with instructions provided labeling, reasonably expected result significant injury user. critical component component life support device system whose failure perform reasonably expected cause failure life support device system, affect safety effectiveness. www.fairchildsemi.com
www.fairchildsemi.com

April 1988 Revised July 1999 74F139 Dual 1-of-4 Decoder/Demultipl

Top Searches for this datasheet

Other recent searches