REALTEK SEMI-CONDUCTOR CO., LTD. HEAD OFFICE INDUSTRY SCIENC

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

REALTEK SEMI-CONDUCTOR CO., LTD. HEAD OFFICE INDUSTRY SCIENC

Datasheet Thumbnail

Top Searches for this datasheet

RTL8019AS Realtek Full-Duplex Ethernet Controller with Plug Play Function (RealPNP)
REALTEK SEMI-CONDUCTOR CO., LTD.
HEAD OFFICE
INDUSTRY SCIENCE-BASED INDUSTRIAL PARK, HSINCHU 30077, TAIWAN, R.O.C. TEL:886-35-780211 FAX:886-35-776047
OFFICE
WU-KUNG RD., TAIPEI HSIEN, TAIWAN, R.O.C. TEL: 886-2-2980098 FAX: 886-2-2980094, 2980097
Advance Information
RTL8019AS
RTL8019AS
Contents: Features General Description Configuration Description Function Descriptions DC/AC Characteristics Application Circuit
1/15 15-Jan-96
Advance Information
RTL8019AS Features:
software compatible auto detect mode byte SRAM built flash memory read/write UTP, auto-detect address fully decode mode jumper option more user-friendly blinking problem when cable connected
General Description
RTL8019AS integrates RTL8019 16K-byte SRAM single chip. designed only provide more friendly functions also save effort SRAM sourcing inventory. Most design spec. inherit from RTL8019. Thus, this document mainly describes those spec. different from RTL8019.
2/15 15-Jan-96
Advance Information
RTL8019AS Configuration
BA21 [PNP] BA20 [BS0] BA19 [BS1] BA18 [BS2] BA17 [BS3] BA16 [BS4] BA15 BA14 [PL0] BCSB EECS [PL1][EEDO] [IRQS0][EEDI] [IRQS1][EESK] [IRQS2]
LED2 [LED_TX] LED1 [LED_RX] [LED_CRS] LED0 [LED_COL] [LED_LINK] LEDBNC TPIN+ TPINVDD RXCD+ CDGND
[IOS0] [IOS1] [IOS2] [IOS3] SD15 SD14 SD13 SD12 SD11 SD10 IOCS16B [SLOT16] INT7 [IRQ15] INT6 [IRQ12] INT5 [IRQ11] INT4 [IRQ10]
RTL8019AS
TXVDD TPOUTTPOUT+ IOCHRDY RSTDRV SMEMWB SMEMRB
INT3 [IRQ5] INT2 [IRQ4] INT1 [IRQ3] INT0 [IRQ2/9]
IOWB IORB SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10
3/15 15-Jan-96
Advance Information
RTL8019AS
Total Count
Number 97-100,
Type
Symbol AVDD AGND INT7-0
Symbol
Symbol
Status
IRQ15,
27-18, 16-15, 13-7,
IOCHRDY IOCS16B IORB IOWB RSTDRV SA19-0 SA10, SLOT16
90-95, 4336
SD15-0
SMEMRB SMEMWB BCSB EECS BA14 BA15 BA16 BA17 4/15 15-Jan-96 IOS3 IOS2 IOS1 IOS0 IRQS2 IRQS1 IRQS0 EESK EEDI EEDO
Advance Information
RTL8019AS
BA18 BA19 BA20 BA21 LED2 LED1 LED0 LEDBNC TPIN+/TPOUT+/RX+/CD+/TX+/X1, LED_TX LED_RX LED_COL LED_CRS LED_LINK
5/15 15-Jan-96
Advance Information
RTL8019AS Descriptions
SA10: SA10 added implement fully decode ports, address 279h A79h. RTL8019, SA10 decoded. RTL8019AS, SA10 should valid access ports. SA12: SA12 from bus. SA13: SA13 from bus. SMEMWB: This added decode write command flash memory. BA14-21: After RTL8019 latches jumper status upon power reset, these pins always* reflect value BPAGE register directly BROM page mode. normal mode, BA16-21 used BA1415 BROM Size BA14 high SA14 SA14 BA15 high high SA15
*Note: RTL8019 doesn't drive BA14-21 until SMEMRB goes from high low. BCSB: RTL8019AS drives this when SA19-14 matches selected BROM memory base address either conditions below meets: SMEMRB SMEMWB RTL8019AS's flash memory write function enabled. AUI: This input used detect usage external interface. input should driven embedded high external MAU. When input high, RTL8019AS sets
6/15 15-Jan-96
Advance Information
RTL8019AS
(bit5) CONFIG0 drives LEDBNC disable BNC. this used, should connected such that RTL8019AS acts like RTL8019. Please refer section 5.2. CONFIG0 more details.
7/15 15-Jan-96
Advance Information
RTL8019AS Function Descriptions
5.1. Register Table (Hex) 10-17 18-1F
CLDA0 CLDA1 BNRY FIFO CRDA0 CRDA1 PSTART PSTOP BNRY TPSR TBCR0 TBCR1 RSAR0 RSAR1 RBCR0 RBCR1
Page0
Page1 [R/W]
PAR0 PAR1 PAR2 PAR3 PAR4 PAR5 CURR MAR0 MAR1 MAR2 MAR3 MAR4 MAR5 MAR6 MAR7
Page2
PSTART PSTOP TPSR
Page3
9346CR BPAGE CONFIG1 CONFIG2 CONFIG3 TEST HLTCLK
9346CR BPAGE CONFIG0 CONFIG1 CONFIG2 CONFIG3 CSNSAV INTR CONFIG4
8019ID0 8019ID1
CNTR0 CNTR1 CNTR2
FMWP
Remote Port Reset Port
Notes: denotes reserved. Registers with names typed bold italic format RTL8019AS defined registers supported standard NE2000 adapter.
8/15 15-Jan-96
Advance Information
RTL8019AS
Page 3(PS1=1, PS0=1)
Name 9346CR Type BPAGE CONFIG0 CONFIG1 CONFIG2 CONFIG3 TEST CSNSAV HLTCLK INTR FMWP CONFIG4 EEM1 EEM1 VerID1 IRQEN IRQEN EEM0 EEM0 VerID0 IRQS2 FUDUP IRQS1 BSELB BSELB LEDS1 PNPJP IRQS0 LEDS0 EECS EECS IOS3 EESK EESK IOS2 SLEEP SLEEP EEDI EEDI IOS1 EEDO IOS0
PWRDN ACTIVEB PWRDN
Reserved, write CSN7 HLT7 Reserved INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 CSN6 HLT6 CSN5 HLT5 CSN4 HLT4 CSN3 HLT3 CSN2 HLT2 CSN1 HLT1 CNS0 HLT0
Flash Memory Write Protect Reserved IOMS
Note: registers marked with type='W*' written only bits EEM1=EEM0=1. 5.2. Register Descriptions
CONFIG0 (8390 Page3 offset 03h): Bits Name VERID Type Description
Version These bits defined below. Bit7 Bit6 Type RTL8019 RTL8019A
9/15 15-Jan-96
Mode
Advance Information
RTL8019AS
RTL8019AS, these bits when power written RTL8019AS's config write enable mode (EEM0=EEM1=1). Software uses these differences identify chip.
PNPJP
This when external used interface. Therefore when 10Base5 mode input high. This when jumper pulled high externally. same RTL8019 same RTL8019 same RTL8019
CONFIG4 (8390 Page3 offset 0Dh): Bits Name
Type
Description Reserved When this set, RTL8019AS uses SA15-SA0 decode address NE2000 registers. When this reset, RTL8019AS only decodes SA9SA0 like RTL8019 does. This mode supported applications which might require fully decode address. This read-only comes from CONFIG4 byte(Offset 03H) 9346(refer section 5.5).
IOMS
following table describes behavior bits pins cabling media. Media Type 10Base5 10Base2 10BaseT Link disabled Auto detect Link Auto detect Link fail Input Selected Media LEDBNC Output Original 8019 (For reference only)
10/15 15-Jan-96
Advance Information
RTL8019AS
Auto detect Link fail
FMWP (8390 Page3 offset 0Ch): Flash Memory Write Protect Register This register write only. write this register valid only when EEM0=EEM1=1. Sequentially writing bytes data (57H then A8H) this register enables flash memory write operation. Writing other data this register will reset write sequence disable flash write. flash memory write commands from host ignored write operation enabled.
5.3. Boot Whether EPROM flash memory used BROM, RTL8019AS's BROM read operation still same RTL8019's. supported BROM size same, too. write operation flash memory much like read except that SMEMWB command issued instead SMEMRB. block diagram below shows application when 128k*8bit flash memory (e.g. 29F010) used BROM.
29F010
SA13-0 SMEMWB SMEMRB A13-0 A16-14 IO7-0 BA16-14 BD7-0 BCSB
From
Through RTL8019AS
this case, BROM page mode used. Before either read write BROM, appropriate page must BPAGE (page3, offset 02h) register first. RTL8019AS will always reflect content BPAGE onto BA14-21 bus. When RTL8019AS decodes valid BROM read write command, asserts BCSB low. Note flash memory write must enabled through RTL8019AS's FMWP register before host's flash write command.
11/15 15-Jan-96
Advance Information
RTL8019AS
5.4. Changed Function RTL8019 5.4.1. Power default ACTIVE state RTL8019, ACTIVEB 93C46 decides power-up adapter status even jumpless mode. standard application when BROM enabled, adapter should power inactive mode active jumperless mode. However RTL8019's jumper only decides jumperless mode. adapter's "ACTIVE" status changed properly same time when user changes jumper state. This causes application inconsistence when jumper used. RTL8019AS, change RTL8019's original specification into: ACTIVEB 9346 ignored when RTL8019AS jumper jumperless mode. adapter's power-up status always "ACTIVE" jumperless mode. However, active status still changed Activate register. relations shown below: 9346 Content ACTIVEB (a=0or1) (a=0or1) Jumper jmpless Mode CONFIG0 PNPJP CONFIG3 ACTIVEB
jumper jumper
12/15 15-Jan-96
Advance Information
RTL8019AS
5.4.2. auto detect mode When using RTL8019, user needs setup card jumperless mode according host environments. typical operating modes RTL8019 card include: when used non-PnP card jumperless mode power-on active when used (2.1) BROM disabled, card mode power-on inactive (2.2) BROM enabled, card mode power-on active P.S. with BIOS, Windows Intel Configuration Manager, etc. called card mode(2.1) non-PnP drivers will fail initialize card. RTL8019AS supports auto-detect mode solve problem. card default state: mode power-on active with BROM disabled. card non-PnP will work like normal jumperless card. card which requires card power-on inactive, RTL8019AS will change itself into inactive state when first time init detected.
5.4.3. LED1 (LED_RX LED_CRS) RTL8019's LED_RX LED_CRS sometimes keeps blinking when media type 2-in-1 (UTP+BNC) adapter auto-detect both coaxial cable connected. case, RTL8019 actually using because link test fails. Many 8392 will falsely detect carrier when inteface properly terminated (e.g. coaxial cable connected). That carrier sense will then make RTL8019's LED_RX LED_CRS blink. problem that 8392s cause blinking, which makes phenomenon very ambiguous. Considering phenomenon normally awared upon power change RTL8019's original function solve problem some extent. specification LED_RX LED_CRS does reflect carrier sense when register stop mode). Thus, false carrier cabling problem upon power will cause LED1 blink anymore.
13/15 15-Jan-96
Advance Information
RTL8019AS
5.5. 9346 Contents 9346 1k-bit EEPROM. Although actually addressed words, list contents bytes below convenience.
Bytes
bytes)
Contents
Comments
Power-up initial value Page3 logical device configuration registers
CONFIG1 CONFIG2 CONFIG3 CONFIG4
bytes) Ethernet Product
NE2000 IDPROM Ethernet node address Assigned card makers; negligible
bytes) Vendor Serial Number Serial Checksum
Plug Play Serial Identifier
(101 bytes)
Plug Play Resource Data
DC/AC Characteristics
Please refer RTL8019.
Application Circuit
Appedix
14/15 15-Jan-96

REALTEK SEMI-CONDUCTOR CO., LTD. HEAD OFFICE INDUSTRY SCIENC

Top Searches for this datasheet

Other recent searches