MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110) PACKAGES

The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.

MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110) PACKAGES

Datasheet Thumbnail

Top Searches for this datasheet

3D7110
MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110)
PACKAGES
All-silicon, low-power CMOS technology TTL/CMOS compatible inputs outputs Vapor phase, wave solderable Auto-insertable (DIP pkg.) ground bounce noise Leading- trailing-edge accuracy Delay range: through 80ns Delay tolerance: Temperature stability: typical (0C-70C) 3D7110 stability: typical (4.75V-5.25V) 3D7110G Gull-Wing Minimum input pulse width: total delay 14-pin Gull-Wing 16-pin SOIC available drop-in replacements mechanical dimensions, click here. hybrid delay lines package marking details, click here.
3D7110D SOIC (150 Mil)
3D7110S (300 Mil)
FUNCTIONAL DESCRIPTION
3D7110 10-Tap Delay Line product family consists fixed-delay CMOS integrated circuits. Each package contains single delay line, tapped buffered points spaced uniformly time. Tap-to-tap (incremental) delay values range from 0.75ns through 8.0ns. input reproduced outputs without inversion, shifted time user-specified dash number. 3D7110 TTL- CMOScompatible, capable driving 74LS-type loads, features both rising- falling-edge accuracy. all-CMOS 3D7110 integrated circuit been designed reliable, economic alternative hybrid fixed delay lines. offered standard 14-pin auto-insertable space saving surface mount 16-pin SOIC packages.
DESCRIPTIONS
Delay Line Input Output (10%) Output (20%) Output (30%) Output (40%) Output (50%) Output (60%) Output (70%) Output (80%) Output (90%) Output (100%) Volts Ground
#96005
12/2/96
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7110
TABLE PART NUMBER SPECIFICATIONS
PART NUMBER DIP-14 SOIC-14 SOIC-16 3D7110 3D7110D 3D7110S 3D7110G -.75 -.75 -.75 -1.5 -1.5 -1.5 -2.5 -2.5 -2.5 TOLERANCES TOTAL TAP-TAP DELAY DELAY (ns) (ns) 6.75 1.0* 0.75 1.0* 13.5 1.0* 18.0 1.0* 22.5 1.1* 36.0 1.8* 50.0 80.0 Operating Frequency 28.4 23.8 18.0 14.5 18.2 8.33 6.67 4.17 INPUT RESTRICTIONS Absolute Operating Oper. Freq. Pulse Width 166.7 17.6 166.7 21.0 166.7 27.8 166.7 34.5 125.0 27.5 133.3 60.0 66.7 75.0 41.7 120.0 Absolute Oper. P.W. 3.00 3.00 3.00 3.00 4.00 6.00 7.50 12.0
Total delay referenced Tap1 output; Input-to-Tap1 5.0ns 1.0ns NOTE: dash number between shown also available.
1996 Data Delay Devices
#96005
12/2/96
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
3D7110
APPLICATION NOTES
OPERATIONAL DESCRIPTION
3D7110 ten-tap delay line architecture shown Figure delay line composed number delay cells connected series. Each delay cell produces output replica signal present input, shifted time. delay cells matched share same compensation signals, which minimizes tap-totap delay deviations over temperature supply voltage variations. guarantee Table delay accuracy input frequencies higher than Maximum Operating Frequency, 3D7110 must tested user operating frequency. Therefore, facilitate production device identification, part number will include custom reference designator identifying intended frequency operation. programmed delay accuracy device guaranteed, therefore, only user specified input frequency. Small input frequency variation about selected frequency will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted.
INPUT SIGNAL CHARACTERISTICS
Frequency and/or Pulse Width (high low) operation adversely impact specified delay accuracy particular device. reasons dependency output delay accuracy input signal characteristics varied complex. Therefore Maximum Absolute Maximum operating input frequency Minimum Absolute Minimum operating pulse width have been specified.
OPERATING PULSE WIDTH
Absolute Minimum Operating Pulse Width (high low) specification, tabulated Table determines smallest Pulse Width delay line input signal that reproduced, shifted time device output, with acceptable pulse width distortion. Minimum Operating Pulse Width (high low) specification determines smallest Pulse Width delay line input signal which output delay accuracy tabulated Table guaranteed. guarantee Table delay accuracy input pulse width smaller than Minimum Operating Pulse Width, 3D7110 must tested user operating pulse width. Therefore, facilitate production device identification, part number will include
OPERATING FREQUENCY
Absolute Maximum Operating Frequency specification, tabulated Table determines highest frequency delay line input signal that reproduced, shifted time device output, with acceptable duty cycle distortion. Maximum Operating Frequency specification determines highest frequency delay line input signal which output delay accuracy guaranteed.
Temp Compensation
Figure 3D7110 Functional Diagram
#96005
12/2/96
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013
3D7110
APPLICATION NOTES (CONT'D)
custom reference designator identifying intended frequency duty cycle operation. programmed delay accuracy device guaranteed, therefore, only user specified input characteristics. Small input pulse width variation about selected pulse width will only marginally impact programmed delay accuracy, all. Nevertheless, strongly recommended that engineering staff DATA DELAY DEVICES consulted. circuitry minimize delay variations induced fluctuations power supply and/or temperature. thermal coefficient reduced PPM/C, which equivalent variation over 0C-70C operating range, from room-temperature delay settings and/or 1.0ns, whichever greater. power supply coefficient reduced, over 4.75V-5.25V operating range, delay settings nominal 5.0VDC power supply and/or 1.5ns, whichever greater. essential that power supply adequately bypassed filtered. addition, power should impedance construction possible. Power planes preferred.
POWER SUPPLY TEMPERATURE CONSIDERATIONS
delay CMOS integrated circuits strongly dependent power supply temperature. monolithic 3D7110 programmable delay line utilizes novel innovative compensation
DEVICE SPECIFICATIONS
TABLE ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage Input Voltage Input Current Storage Temperature Lead Temperature SYMBOL TSTRG TLEAD -0.3 -0.3 -1.0 VDD+0.3 UNITS NOTES
TABLE ELECTRICAL CHARACTERISTICS
70C, 4.75V 5.25V) PARAMETER Static Supply Current* High Level Input Voltage Level Input Voltage High Level Input Current Level Input Current High Level Output Current Level Output Current Output Rise Fall Time SYMBOL -4.0 UNITS NOTES
4.75V 2.4V 4.75V 0.4V
*IDD(Dynamic) where: Average capacitance load/tap (pf) Input frequency (GHz)
Input Capacitance typical Output Load Capacitance (CLD)
#96005
12/2/96
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com
3D7110
SILICON DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT: Ambient Temperature: 25oC Supply Voltage (Vcc): 5.0V 0.1V Input Pulse: High 3.0V 0.1V 0.0V 0.1V Source Impedance: Max. Rise/Fall Time: Max. (measured between 0.6V 2.4V Pulse Width: PWIN 1.25 Total Delay Period: PERIN Total Delay OUTPUT: Rload: Cload: Threshold: 1.5V (Rising Falling)
Device Under Test
Digital Scope
COMPUTER SYSTEM
PRINTER
PULSE GENERATOR
TRIG
DEVICE UNDER TEST (DUT)
OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10
TRIG DIGITAL SCOPE/ TIME INTERVAL COUNTER
Figure Test Setup NOTE: above conditions test only restrict operation device. PERIN tRISE INPUT SIGNAL
2.4V 1.5V 0.6V
tFALL
2.4V 1.5V 0.6V
tPHL
tPLH OUTPUT SIGNAL
1.5V
1.5V
Figure Timing Diagram
#96005
12/2/96
DATA DELAY DEVICES, INC.
Prospect Ave. Clifton, 07013

MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110) PACKAGES

Top Searches for this datasheet

Other recent searches