The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

Bridge Router Access Multiplexer Network Processor FEATURES


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



Network Processor
Bridge Router Access Multiplexer
Network Processor
FEATURES
Network Processor Stacks
Provisions Aover (digital subscriber line) (customer premises equipment) product
RFC2364-compliant over AAL5 Encapsulation with support PAP/CHAP RFC1483-compliant multiprotocol encapsulation over AAL5 2225-compliant Classical over A
OVERVIEW
Basis Communications Network Processor targeted DSL-based (customer premises equipment) applications such modems, routers bridges high-speed Internet access. complete integrated product includes: Network Processor chip (BC6911); network protocol stacks (including 2364 over ATM, 1483 multiprotocol encapsulation over ATM, 2225 Classical over ATM) provisioning; industry-standard realtime operating system; open such IPbased applications NAT, DHCP, SNMP.
Configures (customer premises equipment) product 1483 transparent bridge, router with PPP, router with (Classical Enables addition IP-based applications address management (DHCP, NAT), network management (SNMP), remote management/debugging (HTTP server) Supports Multiplexing multiple PVCs running multiple sessions with PAP/CHAP authentication
Network Processor Stacks
Network Processor stacks (shown Figure below) optimized BC6911 Network Processor chip. Network Processor Stacks abstract Aover provisioning protocols providing Layer protocol transparency. This enables (Internet Service Provider) NSPs (network ser-
Network Processor Chip
Highly integrated single-chip solution Aprovisioning services Utopia network interface connectivity chipsets
(cont.)
(cont.)
APPLICATIONS (ROUTING, ADDRESS NETWORK MANAGEMENT)
BASIS
INTERFACE LAYER
(PAP, IPCP, CHAP)
MULTIPROTOCOL ENCAPSULATION OVER AAL-5 1483 CLASSICAL INTERNET PROTOCOL OVER 2225 (POINT-TO-POINT PROTOCOL) OVER AAL-5 2364
NETWORK STACKS
ILMI (INTERIM LAYER MANAGEMENT INTERFACE)
ETHERNET BRIDGE
BASIS COMMUNICATIONS NETWORK PROCESSOR
NETWORK
VxWORKS
ETHERNET DRIVER
REALTIME OPERATING SYSTEM KERNEL (BOARD SUPPORT PACKAGE) ADRIVER
NETWORK PROCESSOR CHIP
ETHERNET CONTROLLER
BC6911
NETWORK PROCESSOR CHIP
included part Network Processor product.
Figure Network Processor
June 1999
Network Processor
FEATURES (cont.)
ARM7TDMIRISC core with 4-Kbyte local SRAM controller, 8-word instruction FIFO/cache write buffer ACPI-compliant bridge with master slave capability 8-Kbyte internal SRAM queues code Integrated DRAM controller (16/32-bit-wide)
DRAM/Fast Page Mode DRAMs added networks with high bandwidths
OVERVIEW (cont.)
vice providers) preserve existing IP-based Internet access infrastr ucture PPP-based authentication, billing, usage metering, etc. Network Processor stacks also offer well-defined IP-based applications such SNMP, DHCP, HTTP, etc. Figure below shows OEMs Basis Communications Network Processor stacks develop three types product configurations: 1483 bridge, router with router using CIP.
Hash device fast VPI/VCI lookup List Manager maintains Tx/Rx queues, Free queue payload buffers, User queue, control queues AAL5 CRC-32 AAL3/4 CRC-10 generator checker Expansion connecting on-chip ARM7TDMI ISA-like Utopia devices capable running 16-bit data, 16-bit address, multiplexed 32-bit data/address path Peripherals such UART, watchdog timer, GPIO, Timer,
RFC1483 Encapsulation
cell-based transfer mode that requires variable length user information segmented reassembled to/from fixed length cells. RFC1483 compliant protocol stacks encapsulate connectionless network interconnect traffic, routed bridged Protocol Data Units (PDUs) over Anetwork. PDUs carried Payload field Common Part Convergence Sublayer (CPCS) AAdaptation Layer type
Network Processor Realtime Operating System
WindRiver® VxWorksRTOS High-performance microkernel design Comprehensive networking facilities
TCP/IP networking IGMP, CIDR, TCP, UDP, v.1/v.2 BOOTP, DNS, DHCP, TFTP FTP, rlogin, telnet
Encapsulation
Once Alayer connectivity established between customer premises service provider network, session setup release phases link level network level established using PPP. packets carried over Ausing AAL5 based multiplexing, i.e., each carries only session information multiplexing with other protocols parallel with PPP). mapping over AAL5 uses null encapsulation delineation checksum components that typically come with HDLClike framing needed when using AAL5.
1483 BRIDGE CONFIGURATION INTERFACE DRIVER BRIDGE APPLICATION RFC1483 ETHERNET DRIVER AAL-5 A
ROUTER CONFIGURATION WITH ROUTING DRIVER
ROUTER CONFIGURATION WITH ROUTING DRIVER
ETHERNET DRIVER RFC2364 AAL-5 AETHERNET DRIVER AAL-5 A
Figure Network Processor Stacks
Network Processor
RFC2225
RFC2225 compliant protocol stacks enable compatible interoperable implementations transmitting datagrams AAddress Resolution Protocol (AARP) requests replies over AAdaptation Layer
interface provides both master slave functionality. supports types accesses: memory reads, memory writes, reads, writes, configuration reads, configuration writes. controller ACPI (advanced configuration power interface) specification compliant. peripheral block contains interrupt controller, UART, Timer, GPIO, Watchdog timer, clock generator, counters, configuration information. list manager contains functionality internal list access, handling generation, hashing, queue management. list manager maintains queues: Free queue, User queue, control queues. hasher uses header information generated filtering prehashing network interface block generate addresses handling received cells quickly. Network Processor connected physical interfaces:
Standard ATM25 transceivers Utopia 1-compliant physical interface
Network Processor Chip
Figure shows BC6911 Network Processor chip functional block diagram. BC6911 Network Processor chip consists ASAR (segmentation reassembly) processor, ARM7TDMI RISC core with 4-Kbyte local SRAM, 8-Kbyte internal SRAM, interface, Utopia interface, peripheral set. 32-bit RISC processor that controls device, supports network signaling, provides local management. also performs AAL-5 segmentation reassembly. 4-Kbyte local SRAM executes timing-critical driver code. processor realtime such WindRiver VxWorks, TCP/IP stacks, other IP-based applications, standalone bridge router product. 8-Kbyte internal SRAM used Acell payload data. List manager operations provided transfer data from SRAM with AAL5 generation functions. SRAM also contains queue structures list manager spare SRAM used fast memory. DRAM controller capable supporting both fast page mode DRAMs.
Network Processor available 208-pin MQFP package.
Network Processor Operating System
Networ Processor uses WindRiver VxWorks RTOS (realtime operating system), which sup1
Only interface function time.
DRAM CONTROL SIGNALS UTOPIA ISA-LIKE DEVICES EXPANSION INTERFACE DRAM CONTROLLER
8-MHZ HASHER LIST MANAGER
64-MHZ CLOCK
ARM7TDMI RISC CORE
NETWORK INTERFACE BLOCK
UTOPIA ATM25
INTERFACE
8-KB INTERNAL SRAM
4-KB LOCAL SRAM
PERIPHERAL BLOCK
8-KHZ
SERIAL OPTIONAL SERIAL CONTROL BOOT PROM
Figure BC6911 Network Processor Chip Functional Block Diagram
Network Processor
Product Bulletin
ports wide range networking applications. VxWorks comprises advanced networking support, powerful file system management, other standard runtime support.
(e.g., SNMP), remote management/debugging (e.g., HTTP server) Network Processor stacks. Figure shows system block diagram bridge router implementation using Network Processor.
Basis (Application Programming Interface)
Basis Network Processor provides welldefined Application Programming interface enable OEMs IP-based application such address management (e.g., DHCP, NAT), network management
BASIS APPLICATION PROGRAMMING INTERFACE NETWORK PROCESSOR STACKS NETWORK PROCESSOR BC6911 NETWORK PROCESSOR CHIP
BACKBONE
ETHERNET MAC/PHY
UTOPIA1
CHIPSET
MEMORY
Figure Standalone Modem/Bridge/Router Application Using Network Processor
Copyright 1999 Basis Communications Corp. rights reserved. Printed
Advance product information describes products that development subject development changes. Basis Communications made best efforts ensure that information contained this document accurate reliable. However, information subject change without notice provided without warranty kind (express implied). responsibility assumed Basis Communications this information, infringements patents other rights third parties. This document property Basis Communications implies license under patents, copyrights, trademarks, trade secrets. Furthermore, part this publication used basis manufacture sale items without prior written consent Basis Communications. names products Basis Communications other vendors suppliers appearing this document trademarks service marks their respective owners, which registered some jurisdictions.
Basis Communications Corp. www.basiscomm.com
46712 Bayside Parkway, Fremont, 94538 TEL: 510-668-0107 FAX: 510-624-7690 PB-BC6911-V1.0

Other recent searches


PTM-24AG - PTM-24AG   PTM-24AG Datasheet
BGII - BGII   BGII Datasheet
PQ1Xxx1M2ZP - PQ1Xxx1M2ZP   PQ1Xxx1M2ZP Datasheet
IRGB10B60KD - IRGB10B60KD   IRGB10B60KD Datasheet
IRGS10B60KD - IRGS10B60KD   IRGS10B60KD Datasheet
IRF734 - IRF734   IRF734 Datasheet
EN6128A - EN6128A   EN6128A Datasheet
CX3000 - CX3000   CX3000 Datasheet
ATC25 - ATC25   ATC25 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive