The Datasheet Archive - 100 Million Datasheets from 7500 Manufacturers.    


Datasheet Search Engine   
 
Part # or Description: • 5V RS232 Driver • 2SC5066* • "Real Time Clock" • "USB connector" • "blue led" 5mm • 10 watt zener diode • 2N3055* motorola
 
Search Tip: Try entering the part number only. Include a wildcard (eg. lm317* or 1n4148*)

 

 

74HC4050 high-to-low level shifter Product specification File und


Datasheet Thumbnail

  

Download PDF



Top Searches for this datasheet



IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications IC06 74HC/HCT/HCU/HCMOS Logic Package Information IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC4050 high-to-low level shifter
Product specification File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
FEATURES Output capability: standard category: GENERAL DESCRIPTION 74HC4050 high-speed Si-gate CMOS device compatible with "4050" "4000B" series. specified compliance with JEDEC standard 74HC4050 provides non-inverting buffers with modified input protection structure, which diode connected VCC. Input voltages QUICK REFERENCE DATA Tamb TYPICAL SYMBOL tPHL tPLH Notes used determine dynamic power dissipation µW): VCC2 VCC2 where: input frequency output frequency output load capacitance supply voltage VCC2 outputs ORDERING INFORMATION "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay input capacitance power dissipation capacitance buffer note CONDITIONS
74HC4050
therefore used. This feature enables non-inverting buffers used logic level translators, which will convert high level logic level logic, while operating from voltage power supply. example logic ("4000B series") converted down logic. actual input switch level remains related same mentioned family characteristics. APPLICATIONS Converting logic ("4000B" series) down logic.
UNIT
December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
DESCRIPTION n.c. SYMBOL data outputs data inputs ground connected NAME FUNCTION positive supply voltage
74HC4050
Fig.1 configuration.
Fig.2 Logic symbol.
Fig.3 logic symbol.
December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
74HC4050
Fig.5 Fig.4 Functional diagram.
Input protection HC4050. Single sided thick oxide field effect metal gate transistor input protection.
Fig.6 Logic diagram (one level shifter).
FUNCTION TABLE INPUT Note HIGH voltage level voltage level OUTPUT
December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
RATINGS Limiting values accordance with Absolute Maximum System (IEC 134) Voltages referenced (ground SYMBOL -IIK ±IOK ±ICC; ±IGND Tstg PARAMETER supply voltage input voltage range input diode current output diode current output source sink current standard outputs current types with: standard outputs storage temperature range power dissipation package Ptot plastic plastic mini-pack (SO) RECOMMENDED OPERATING CONDITIONS 74HC SYMBOL Tamb Tamb PARAMETER min. supply voltage input voltage range typ. max. +125 1000 1000 UNIT MIN. -0.5 -0.5 MAX. UNIT -0.5
74HC4050
CONDITIONS
-0.5 -0.5
+150
temperature range: +125 74HC above derate linearly with mW/K above derate linearly with mW/K
CONDITIONS
operating ambient temperature range operating ambient temperature range
characteristics 10.0 15.0
input rise fall times
December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
CHARACTERISTICS 74HC Voltages referenced (ground Tamb (°C) 74HC SYMBOL PARAMETER +125 max. UNIT
74HC4050
TEST CONDITIONS
OTHER
min. typ. max. min. max. min. HIGH level input voltage level input voltage HIGH level output voltage outputs HIGH level output voltage standard outputs level output voltage outputs level output voltage standard outputs input leakage current 3.98 5.48 0.26 0.26 3.15 1.35 3.84 5.34 0.33 0.33 3.15 1.35 3.15
1.35
quiescent supply current
20.0
40.0
December 1990
Philips Semiconductors
Product specification
high-to-low level shifter
CHARACTERISTICS 74HC Tamb (°C) 74HC SYMBOL PARAMETER min. typ. tPHL/ tPLH propagation delay output transition time max. min. max. +125 min. max. UNIT
74HC4050
TEST CONDITIONS WAVEFORMS Fig.7
tTHL/ tTLH
Fig.7
WAVEFORMS
50%; VCC. HCT:
Fig.7 Waveforms showing input (nA) output (nY) propagation delays output transition times.
PACKAGE OUTLINES "74HC/HCT/HCU/HCMOS Logic Package Outlines".
December 1990

Other recent searches


SCPQ-150+ - SCPQ-150+   SCPQ-150+ Datasheet
PNZ313B - PNZ313B   PNZ313B Datasheet
MRF392 - MRF392   MRF392 Datasheet
MPC8260 - MPC8260   MPC8260 Datasheet
LTC4557 - LTC4557   LTC4557 Datasheet
ACE624 - ACE624   ACE624 Datasheet
74AC573 - 74AC573   74AC573 Datasheet

 

Privacy Policy | Disclaimer
© 2012 Datasheet Archive