Supports 10/100 Mbit/s Ethernet ports with RMII interface Capable trun
|
|
|
Top Searches for this datasheet
AL101 Revision Port 10/100 Mbit/s Dual Speed Fast Ethernet Switch
Supports 10/100 Mbit/s Ethernet ports with RMII interface Capable trunking Mbit/ link Full- half-duplex mode operation Speed auto-negotiation through MDIO Built-in storage addresses Designed utilize low-cost SGRAM Scalable design stackable switch implementation expansion link supports Gbit/s throughput Serial EEPROM interface cost system configuration Gigabit Ethernet ready Automatic source address learning Secure mode traffic filtering Broadcast storm control Port monitoring support IEEE 802.3x flow control fullduplex operation Optional backpressure flow control support half-duplex operation Supports store-and-forward mode switching VLAN support RMON SNMP support with external management (MIB) device 3.3V operation Packaged 256-pin PQFP
Product Description AL101 8-port 10/100 Mbit/s dual speed Ethernet switch. low-cost scalable solution ports achieved through low-cost buffer memory Allayer's proprietary RoXarchitecture. addition, AL101 supports VLAN multiple link aggregation trunks.
10/100
Switch Controller
Buffer Manager
10/100 Expansion Interface
10/100 High Speed Switch Fabric
Address Control
10/100
10/100
Address Table
Address Table Expansion
10/100 EEPROM Interface Management Information 10/100
10/100
Figure
System Block Diagram
Reference Only Allayer Communications
AL101 Revision
This document contains proprietary information which shall reproduced, transferred other documents, used other purpose without prior written consent Allayer Communications.
Disclaimer Allayer Communications reserves right make changes, without notice, product(s) described information contained herein order improve design and/or performance. Allayer Communications assumes responsibility liability these products, conveys license title under patent copyright these products, makes representations warranties that these products free from patent copyright infringement unless otherwise specified.
Life Support Applications Allayer Communications products designed life support appliances, systems, devices where malfunctions reasonably expected result personal injury.
5/00
Reference Only Allayer Communications
Table Contents
AL101 Overview Descriptions. Functional Description. Interface. Data Reception. 3.2.1 3.2.2 3.2.3 3.2.4 3.3.1 3.3.2 3.3.3 Illegal Frame Length Long Frames False Carrier Events Frame Filtering Broadcast Storm Control Frame Transmission Frame Generation
Frame Forwarding.
Half Duplex Mode Operation Secure Mode Operation Address Learning 3.6.1 Address Aging VLAN Support. Trunking (Port Aggregation). 3.8.1 3.8.2 3.8.3 3.8.4 Load Balancing Trunk Port Assignment Port Based Load Balancing Based Load Balancing
3.10
Spanning Tree Support. Flow Control Half Duplex Flow Control (Backpressure) Full Duplex Flow Control (802.3x)
3.10.1 3.10.2 3.11 3.12 3.13 3.14 3.15
Queue Management Uplink Port. Port Monitoring. Reduced Media Independent Interface (RMII). Management.
Reference Only Allayer Communications
AL101 Revision
3.15.1 3.15.2 3.15.3 3.15.4 3.15.5 3.16 3.16.1 3.16.2 3.16.3 3.16.4 3.16.5 3.16.6 3.17
Management MDIO Management Master Mode Management Slave Mode Auto-negotiation Mode Other Options System Initialization Start Stop Write Cycle Timing Read Cycle Timing Reprogramming EEPROM Configuration EEPROM
EEPROM Interface
SGRAM Interface
Register Descriptions. Timing Requirements. Electrical Specifications AL101 Mechanical Data. Appendix (VLAN Mapping Work Sheet) Appendix (Port Trunk Port Assignment Work Sheet) Appendix (Suggested Memory Components).
5/00
Reference Only Allayer Communications
AL101 Revision
AL101 Overview
interface Gbit/s interface (4.8 Gbit/s full-duplex). interface support four switch chips. Various combinations used different configurations. maximum port configuration will either 32-port Mbit/s ports 24-port Mbit/s plus Gigabit Ethernet ports. interface also supports external management device. SNMP RMON supported through this external management device. AL101 provides eight 10/100 Mbit/s Ethernet ports. Each port supports both Mbit/s data rate. operation mode auto-negotiated PHY. ports full-duplex capable. device also supports VLAN workgroup segment switching applications. AL101 also supports trunking applications. chip provides optional load balancing schemes, explicit dynamic. With trunking, possible group four full-duplex links together form single Mbit/s link. Data received from interface stored external memory buffer. AL101 utilizes cost effective SGRAM provide Mbit/s Mbit/s buffer memory. During transmission, data obtained from buffer memory routed destination port. half duplex operation, event collision, control will back retransmit accordance IEEE 802.3 specification. AL101 provides flow control methods. half-duplex operations, optional jamming based flow control (known backpressure) available prevent loss data. With this method flow control, switch will generate signal when receive-buffer full. sending station will transmit until line clear. full-duplex mode, AL101 utilizes IEEE 802.3x flow control mechanism. ports support multiple addresses. switch chip supports addresses internally. These addresses shared among eight ports. initialization configuration switch programmed external EEPROM. unmanaged switch design, there need CPU. Field reconfiguration achieved using parallel interface reprogram EEPROM. managed switch applications, AL101 supports network management through network management option. When management option enabled, network statistic each port gathered sent across bus. management information base chip will collect store data network management agent. Access statistic counters provided interface device. AL101 also supports port-based VLAN. VLAN register used configure destination ports multicast broadcast frames. device also provides levels security intrusion protection. Security implemented port basis. AL101 operates only store forward mode. entire frame checked errors frames with errors automatically filtered will forwarded destination port. Other features include port monitoring broadcast storm throttling.
5/00
Reference Only Allayer Communications
AL101 Revision
Diagram
Figure
AL101 Diagram (Top View)
5/00
RID2 RID1 RID0 RIDH RICTL7 RICTL6 RICTL5 RICTL4 RICTL3 RICTL2 RICTL1 RICTL0 RICTLH M3CRS M3TXD1 M3TXD0 M3TXEN M3RXCLK M3RXD0 M3RXD1 MDIO DEVID1 DEVID2 RESET TESTMODE BYPASS M4CRS M4TXD1 M4TXD0 M4TXEN M4RXCLK M4RXD0 M4RXD1 ROCTLH ROCTL0 ROCTL1 ROCTL2 ROCTL3 ROCTL4 ROCTL5 ROCTL6 ROCTL7 RODH ROD0 ROD1 ROD2 ROD3 M5CRS
Reference Only Allayer Communications
M0CRS M0TXD1 M0TXD0 M0TXEN M0RXCLK M0RXD0 M0RXD1 RID31 RID30 RID29 RID28 RID27 RID26 RID25 RID24 RID23 RID22 RID21 RID20 RID19 RID18 M1CRS M1TXD1 M1TXD0 M1TXEN M1RXCLK M1RXD0 M1RXD1 RID17 RID16 RID15 RID14 RID13 RID12 RID11 RID10 RID9 RID8 RID7 RID6 RID5 RID4 RID3 M2CRS M2TXD1 M2TXD0 M2TXEN M2RXCLK M2RXD0 M2RXD1
PBANC_8 RICLK EECLK EEDIO PBCS# PBCAS# PBWE# SYSCLK PBRAS# PBA10_9 PBA0 PBA1 PBA2 PBA3 PBA4 PBA5 PBA6 PBA7 PBA9_8 PBD0 PBD1 PBD2 PBD3 PBD4 PBD5 PBD6 PBD7 PBD16 PBD17 PBD18 PBD19 PBD20 PBD21 PBD22 PBD23 PBD8 PBD9 PBD10 PBD11 PBD12 PBD13 PBD14 PBD15 PBD24 PBD25 PBD26 PBD27 PBD28 PBD29 PBD30 PBD31 PBCLK1 ROD31 ROD30
ROD29 ROD28 ROD27 ROD26 ROD25 ROD24 ROD23 M7RXD1 M7RXD0 M7RXCLK M7TXEN M7TXD0 M7TXD1 M7CRS ROD22 ROD21 ROD20 ROD19 ROD18 ROD17 ROD16 ROD15 ROD14 M6RXD1 M6RXD0 M6RXCLK M6TXEN M6TXD0 M6TXD1 M6CRS ROD13 ROD12 ROD11 ROD10 ROD9 ROD8 ROD7 ROD6 ROD5 ROD4 M5RXD1 M5RXD0 M5RXCLK M5TXEN M5TXD0 VCCM M5TXD1
AL101 Revision
Descriptions
Table RMII Interface (Port
NAME M0TXD1 M0TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M0TXEN M0RXD1 M0RXD0
M0RXCLK M0CRS
Table RMII Interface (Port
NAME M1TXD1 M1TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M1TXEN M1RXD1 M1RXD0
M1RXCLK M1CRS
5/00
Reference Only Allayer Communications
AL101 Revision
Table RMII Interface (Port
NAME M2TXD1 M2TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M2TXEN M2RXD1 M2RXD0
M2RXCLK M2CRS
Table RMII Interface (Port
NAME M3TXD1 M3TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M3TXEN M3RXD1 M3RXD0
M3RXCLK M3CRS
5/00
Reference Only Allayer Communications
AL101 Revision
Table RMII Signal (Port
NAME M4TXD1 M4TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M4TXEN M4RXD1 M4RXD0
M4RXCLK M4CRS
Table RMII Signal (Port
NAME M5TXD1 M5TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M5TXEN M5RXD1 M5RXD0
M5RXCLK M5CRS
5/00
Reference Only Allayer Communications
AL101 Revision
Table RMII Signal (Port
NAME M6TXD1 M6TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M6TXEN M6RXD1 M6RXD0
M6RXCLK M6CRS
Table RMII Signal (Port
NAME M7TXD1 M7TXD0 DESCRIPTION Transmit Data data transmitted transceiver. Signal TX_EN TXD0 through TX_D1 clocked rising edge TX_CLK. Transmit Enable Synchronous transmit clock. Receive Data data from transceiver. RMII interface, signal RX_DV, RX_ER RX_D0 through RX_D1 sampled rising edge RX_CLK. Receive Clock. MHz) Carrier Sense. Active high.
M7TXEN M7RXD1 M7RXD0
M7RXCLK M7CRS
5/00
Reference Only Allayer Communications
AL101 Revision
Table Input Interface
NAME RID31 RID30 RID29 RID28 RID27 RID26 RID25 RID24 RID23 RID22 RID21 RID20 RID19 RID18 RID17 RID16 RID15 RID14 RID13 RID12 RID11 RID10 RID9 RID8 RID7 RID6 RID5 RID4 RID3 RID2 RID1 RID0 RIDH RICTL7 RICTL6 RICTL5 RICTL4 RICTL3 RICTL2 RICTL1 RICTL0 RICTLH RICLK DESCRIPTION
Ring Input Device.
Ring Control Signal.
Ring Clock.
5/00
Reference Only Allayer Communications
AL101 Revision
Table Output Interface
NAME ROD31 ROD30 ROD29 ROD28 ROD27 ROD26 ROD25 ROD24 ROD23 ROD22 ROD21 ROD20 ROD19 ROD18 ROD17 ROD16 ROD15 ROD14 ROD13 ROD12 ROD11 ROD10 ROD9 ROD8 ROD7 ROD6 ROD5 ROD4 ROD3 ROD2 ROD1 ROD0 RODH ROCTL7 ROCTL6 ROCTL5 ROCTL4 ROCTL3 ROCTL2 ROCTL1 ROCTL0 ROCTLH DESCRIPTION
Ring Output Device.
Ring Control Data.
5/00
Reference Only Allayer Communications
AL101 Revision
Table SGRAM Interface
NAME PBD31 PBD30 PBD29 PBD28 PBD27 PBD26 PBD25 PBD24 PBD23 PBD22 PBD21 PBD20 PBD19 PBD18 PBD17 PBD16 PBD15 PBD14 PBD13 PBD12 PBD11 PBD10 PBD9 PBD8 PBD7 PBD6 PBD5 PBD4 PBD3 PBD2 PBD1 PBD0 PBA9_10 DESCRIPTION
SGRAM Data Sheet.
This connected address when connected Mbit/s SGRAM address when connected Mbit/s SGRAM. This connected address when connected Mbit/s SGRAM address when connected Mbit/s SGRAM. This connected address when connected Mbit/s SGRAM unconnected when connected Mbit/s SGRAM.
PBA8_9
PBANC_8
5/00
Reference Only Allayer Communications
AL101 Revision
Table SGRAM Interface
NAME PBA7 PBA6 PBA5 PBA4 PBA3 PBA2 PBA1 PBA0 PBCS# PBRAS# PBCAS# PBWE# PBCLK DESCRIPTION SGRAM address line PBA0-PBA7 sampled during ACTIVE command (row address) READ/WRITE command (column address with PBA8 defining auto precharge).
Chip Select. Enables disables command decoder SGRAM. SGRAM Address Strobe. SGRAM Column Address Strobe. Write Enable. System Clock Output drive SGRAM.
Table EEPROM Interface
NAME EEDIO EECLK NUMBER DESCRIPTION EEPROM Data Input Output. EEPROM Clock.
Table MDIO Interface
NAME MDIO NUMBER DESCRIPTION Management Clock. Management Data Input Output.
5/00
Reference Only Allayer Communications
AL101 Revision
Table Miscellaneous Pins
NAME DEVID1 DEVID0 RESET# TESTMODE EPBYPASS SYSCLK NUMBER DESCRIPTION Device Number. Reset Test Mode Pin. This should grounded normal operation. Status Serial Output (for testing). This bypasses EEPROM setup. This should tied ground. System Clock.
Table Power Interface
NAME NUMBER 100, 109, 125, 136, 137, 149, 160, 161, 165, 169, 183, 184, 193, 197, 206, 209, 219, 234, 103, 117, 127, 128, 141, 151, 152, 154, 173, 175, 177, 188, 210, 226, DESCRIPTION Ground
(3.3V)
Supply Voltage.
VccM
Supply Voltage RMII. RMII interface, VccM should 3.3V RMII, VccM should 3.3V.
5/00
Reference Only Allayer Communications
AL101 Revision
10/100 MXTXD1 MXTXD0 MXTXEN MXRXD1 MXRXD0 MXRXCLK MXCRS 10/100 10/100 10/100 PBD[n] PBA[n] PBBA PBCS PBRAS PBCAS PBWE PBDSF PBDQM PBCLK
10/100 10/100 10/100 10/100 High Speed Switch Fabric
Switch Controller Expansion Interface Address Control
ROD[n] ROCTL[n] RODH ROCTLH RID[n] RICTL[n] RIDH RICTLH RICLK
Address Table Buffer Manager Management Management Information EEPROM Interface EEDIO EECLK DEVID1 DEVID0 RESET MDIO
Figure
Interface Block Diagram
5/00
Reference Only Allayer Communications
AL101 Revision
Functional Description
Interface
switch system shown Figure 24-port 10/100 Mbit/s switch with Gigabit Ethernet ports. This system utilizes Allayer's proprietary architecture. architecture ring structure that serves system backplane.
AL300A
AL101
AL101
AL101
AL1000
Figure
Port Mbps Port Gbps Managed Switch with
ring composed data ring control ring. data ring used transfer frame data, events, well system configuration status report messages. control ring used communicate ring protocol messages among devices switch backbone resources data transfer data ring. Each device ring input interface receiving data frames ring protocol messages from upstream device, output interface transmitting data frames ring protocol messages downstream device. management device (MIB) resides ring. provides network management function devices ring. device collects network statistics switch system well provides system configurations devices. interface provided device. This supporting chip, AL300A, provides full statistical counters support both SNMP RMON network management.
Data Reception
3.2.1 Illegal Frame Length During receiving process, will monitor length received frame. Legal Ethernet frames should have length less than bytes more than 1536 bytes. frames with illegal frame length discarded. 3.2.2 Long Frames AL101 handle frames 1536 bytes. frames longer than 1536 bytes will discarded. port continued receive data after 1536th byte, port's data will filtered. port half-duplex mode, port will longer able transmit receive data during long frame reception.
5/00
Reference Only Allayer Communications
AL101 Revision
3.2.3 False Carrier Events When CRS_DV RXD[1:0] "10", port considered have false carrier event. false carrier event recorded counter. 3.2.4 Frame Filtering AL101 will make filtering forwarding decisions each frame received based frame routing table, VLAN Mapping, port state, system configuration. Under following conditions, received frames filtered. AL101 will check received frames errors such symbol error, error, short event, runt, long event, etc. frames with kind error will forwarded their destination port. frame heading source port will filtered. Frames heading disabled receiving port will filtered. input buffer port full, incoming frame will discarded. recommended that flow control used prevent loss data. flow control option enabled, this event will occur. remote station will transmit frame when input buffer becomes available. frame security violation security option enabled receiving port. Spanning Tree Protocol enabled, AL101 will forward frame below. port Block-N-Listen state Learning state, frame forwarded when BPDU frame, otherwise frame discarded. port Forwarding State, forward frame when BPDU frame.
Frame Forwarding
After frame received, source address (SA) destination address (DA) retrieved. used update port's address table described previously used determine frame's destination port. Address Lookup Engine will attempt match destination address with addresses stored address table. there match found, link between source port destination port then established. first destination address "0," frame regarded unicast frame. destination address passed Address Lookup Engine; which returns matched destination port number identify which port should frame forwarded destination port within same VLAN receiving port, frame will forwarded. destination port does belong VLANs specified receiving ports, frame will discarded. event will recorded VLAN boundary violation. There ways that AL101 handles frames with unknown destination. forwarding decision controlled Flood Control option (System Configuration register 00). Flood Control disabled, frame will forwarded ports (except receiving port) within
5/00
Reference Only Allayer Communications
AL101 Revision
same VLANs receiving port. Flood Control option enabled, AL101 will forward frame only uplink port specified receiving port. AL101 defines port either single port trunk. port monitoring function enabled, frame forwarding decision also subject port monitoring configurations. first destination address "1," frame will handled multicast broadcast frame. AL101 does differentiate multicast frames from broadcast frames except reserved bridge management group address, specified table IEEE 802.1d standard. destination ports broadcast frame ports within same VLAN except source port itself. Multicast/Broadcast frame trapping (MCtrap) enabled, Multicast/Broadcast frames will forwarded only. 3.3.1 Broadcast Storm Control unique features provided AL101 Broadcast Storm control. This option allows user limit number broadcast frames into switch. This option implemented port basis. threshold number broadcast frames programmed register When Storm Control enabled number cumulated non-unicast frames over programmed threshold, broadcast frame discarded. Storm Control disabled number non-unicast frames received port over programmed threshold, AL101 will forward frame ports (except receiving port) within VLANs specified receiving port. port within specified VLAN, frame will also forwarded CPU. Broadcast-Storm-drop (BConly_SC) enabled, AL101 will only drop broadcast frames multicast frames. 3.3.2 Frame Transmission AL101 transmits frames accordance IEEE 802.3 standard. AL101 will send frames with guaranteed minimum inter-packet (IPG) 96BT, even received frames have less than minimum requirement. AL101 also supports transmission frames with 64BT (optional). 3.3.3 Frame Generation During transmit process, frame data read from memory buffer forwarded destination port's device nibbles. Seven bytes preamble signal (10101010) will generated first before (10101011) frame data sent. Four bytes sent end.
5/00
Reference Only Allayer Communications
AL101 Revision
Summary Programmable Control Transmit Receive control transmit receive port basis. options programmable Port Configuration Register (registers 1C). Data Rate Duplex Mode this option port option. Typically, speed auto negotiated. manual override, appropriate port configuration register programmed. Flow Control flow control implemented independently port basis. AL101 uses backpressure half-duplex flow control IEEE 802.3x full duplex flow control. Flood Control AL101 provides modes unmatched address forwarding. flood-to-all option elected, AL101 will forward unmatched frames ports. Secure Mode security option implemented port basis. When port configured secured mode, security violation will disable port. security violation defined frame without matched secured port's address table.
Half Duplex Mode Operation
half duplex operation, logic will abort transmit-process collision detected through assertion collision (COL) signal RMII. Re-transmission frame scheduled accordance IEEE 802.3's truncated binary exponential backoff algorithm. transmit process encountered consecutive collisions, excessive collision error reported, AL101 will re-transmit frame unless retry-on-excessive-collision (REC) option enabled. retry-on-excessive-collision (REC) enabled, number collisions reset zero transmission started soon bit-time inter-packet passed after last collision. collision detected after 512BT transmission, late collision error will reported, frame will still retransmitted after proper backoff time. AL101 also provides option aggressive back Port Configuration Register 01.3 (SuperMAC). This option allows back only three slots. This will create more aggressive channel capture behavior than standard IEEE backoff algorithm.
Secure Mode Operation
AL101 provides security support port basis. Whenever secure mode enabled, port will stop learning addresses. address table each port will remain unchanged. this mode operation, address lookup table will freeze additional address will learned. AL101 provides levels security protection. most severe intrusion protection disabling port experiencing intrusion. security management (SecMgmt register will disable port frame with unlearned received secured port (security violation). Once port disabled, only enabled network management. Security management global option.
5/00
Reference Only Allayer Communications
AL101 Revision
alternative enable security local port level without security management. When AL101 configured such, device will only discard frames that have security violation. This used prevent intruders from accessing network. Summary Programmable Registers SecMgmt (register this sets global security management option. AL101 will partition port that experiences security violations. Security (register this port configuration option. When this option enabled, port secured. When port receives security violation frame, will discard frame security management disable port security management
Address Learning
table lookup engine provides switching information required routing data frames. address look table through auto address learning (dynamic) manual entry (static). static addresses assigned address table EEPROM management device. static address entries will aged updated AL101. After frame received AL101, embedded source address (SA) destination addresses (DA) retrieved. source address retrieved from received frame automatically stored buffer. AL101 will then check errors security violations, perform search. there errors security violations, chip will store source address address lookup table. been previously stored another port's table, AL101 will delete from previously stored location. Individual Address 48-bit unique address programmed learned. will masked, i.e. multicast AL101 provides on-chip Address-To-PortID/TrunkID table with entries frame destination look-up operation. Optional external SRAM used increase number address lookup 16K. AL101 address table contains both static addresses input EEPROM dynamically learned address. learns individual addresses from three different sources. Frames received with errors from local ports. Frames forwarded from other devices through ring device. Table Convergence message received from ring, which issued device itself. received frame contains source address that already been learned another port's address table aged out, will perform following operation based switch's configuration. security option selected port, AL101 will consider this security violation. port non-protected port, AL101 will delete from previous port's address table update current port's address table. However, static address entry, address will updated.
5/00
Reference Only Allayer Communications
AL101 Revision
3.6.1 Address Aging port's address register cleared power-up, hardware reset. aging option enabled, dynamically learned will cleared refreshed less than programmed time. Summary Programmable Options Address Learning Address Aging Time address aging aging time programmed System Configuration (register 01). resolution aging time normally 1-second increments. AgeRes (register programmed resolution will 2-second increments. Static Programmed Addresses twenty static addresses programmed EEPROM address EEPROM section programming more detail.
VLAN Support
Each port AL101 assigned multiple VLANs. Frames from source port will only forwarded destination ports within same VLAN domain. broadcast/multicast frame will forwarded ports within VLAN(s) source port except source port itself. unicast frame will forwarded destination port only destination port same VLAN source port. Otherwise, frame will treated frame with unknown destination port belongs another VLAN, frame will discarded event will recorded VLAN boundary violation. Each port should assigned dedicated uplink port. Unicast frames with unknown destination addresses will forwarded uplink port source port. uplink port either single port trunk. AL101 provides VLAN register ports (register mapping ports bits). Each register contains 16-bit bit-map (total bits) indicate VLAN group port. VLAN registers hold broadcast destination mask each source port. will indicate that broadcast frames will routed from source port specified port. Note that source port must within source port VLAN, because broadcast frames routed source port. setting VLAN trunking, please section trunking detail. VLAN Example VLAN worksheet provided Appendix Simply marking ports wish send broadcast frame complete VLAN easily. Let's assume want VLAN groups sixteen port switch: Group consists Group consists Note: might easier mark VLAN ports first then delete source ports that don't want broadcast frames returned.
5/00
Reference Only Allayer Communications
AL101 Revision
completed VLAN maps shown tables
Table VLAN Mapping Port Switch (Device
PORT 6/REG. PORT 7/REG. PORT 0/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG.
PORT
DEVICE DEVICE
5/00
Reference Only Allayer Communications
AL101 Revision
Table VLAN Mapping Port Switch (Device
PORT 6/REG. PORT 7/REG. PORT 0/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG.
PORT
DEVICE DEVICE
5/00
Reference Only Allayer Communications
AL101 Revision
Trunking (Port Aggregation)
AL101 supports port aggregation/trunking. Port aggregation trunking basically method treat multiple physical links single logical link. benefit trunking able group multiple lower speed links into higher speed link. example, four full duplex Mbps links used single 800-Mbps link. This very useful switch switch, switch server, switch router application. AL101 considers trunk single port entity regardless trunk composition. four ports grouped together single trunk link. grouping ports trunk must from four ports bottom four ports device, i.e. port port total eight trunks supported chip sets. multiple link trunk, links within trunk should have equal amount traffic order achieve maximum efficiency. requirements transmission that frames being transmitted must order. Therefore, some sort load balancing among links trunk deployed. AL101 offers alternative load balancing methods which selected System Configuration Register (register 00). 3.8.1 Load Balancing load-balancing methods that AL101 uses support trunking port based address based. port based load balancing method explicit port assignment scheme. requires each individual port assigned specific link (trunk port) trunk. port assigned, frames might routed trunk random this could cause frames order. port based load balancing trunk two, three four-port trunk. During transmit, frame will routed from source port assigned trunk port. When frame received from trunk ports, will routed destination port within VLAN. essence, AL101 treats trunk single port within same VLAN. ports traffic evenly distributed among trunk ports, load balancing achieved aggregate bandwidth trunk high Mbit/s (full duplex). alternative address based load balancing. When AL101 receives frame with trunk destination, will automatically forward frame port trunk based source address. address load balancing decision based proprietary algorithm. algorithm assumes trunk four-port trunk. Therefore, address based load balancing used, trunk must consist four ports. (Use based load balancing three port trunks could result loss frame.) advantage port based load balancing ability support three port trunks.
5/00
Reference Only Allayer Communications
AL101 Revision
3.8.2 Trunk Port Assignment maximum number trunks Allayer's architecture eight. port configuration registers provides ability designate port member trunk. trunk consist four trunk ports. trunk group must consist either four ports bottom four ports. example, trunk consist either port port Each trunk port's number sequence corresponding order port devices. example, port (See Figure
AL101
Ports
Trunk Port
Figure Trunk Port Numbering
Trunk Port
3.8.3 Port Based Load Balancing port-based load balancing, trunk port must assigned each port defined trunks. port assignment done programming Port Trunk Port Registers 34). port assignment worksheet provided Appendix recommended that ports evenly distributed among trunk ports prevent overloading single trunk port. following procedure trunk. Select trunk ports using Port Configuration Registers Assign ports Trunk Port Register 34). port should assigned appropriate trunk using this register. trunk port itself port assignment should assigned itself. port trunk port worksheet provided Appendix Assign port trunk port port trunk port register. This necessary because each port group trunk must assigned trunk port. assigning trunk port itself, broadcast frames will routed back source port. Assign ports trunk port same VLAN using register port VLAN grouping should only include trunk port assigned other trunk ports. This ensure that broadcast frames will only forwarded assigned port. Note: specific bits register reference "X.Y" notation, where register number number.
5/00 Reference Only Allayer Communications
AL101 Revision
Appendix provide work sheets port trunk port VLAN assignment. example designing eight-port switch with three-port trunk. desired trunk ports Therefore, port configuration register bits 17.9, 19.9, 1B.9 Assign Port trunk port Port trunk port port trunk port trunk ports therefore trunk number assignment port trunk port register bits should therefore 2D.2= 2D.3 2E.2= 2E.3 2F.2= 2F.3 30.2= 30.3 31.2= 31.3 Trunk ports should assigned with their port number port trunk port register. port trunk port bits should 32.2= 32.3 33.2= 33.3 34.2= 34.3
5/00
Reference Only Allayer Communications
AL101 Revision
Table Trunking Port Assignment
PORT 0/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG. PORT 6/REG. PORT 7/REG.
TRUNK PORT
VALUE
Trunk Bits Trunk Bits Trunk Bits Trunk Bits Trunk Bits
5/00
Reference Only Allayer Communications
AL101 Revision
Table Trunking Port Assignment
PORT 0/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG. PORT 6/REG. PORT 7/REG.
TRUNK PORT
VALUE
Trunk Bits Trunk Bits Trunk Bits
5/00
Reference Only Allayer Communications
AL101 Revision
Table VLAN Mapping Port Based Load Balancing Trunk
PORT 6/REG. PORT 7/REG. PORT 0/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG.
PORT
DEVICE DEVICE
5/00
Reference Only Allayer Communications
AL101 Revision
3.8.4 Based Load Balancing address based load balancing, there need assign port trunk port. AL101 dynamically assigns address trunk port. address based trunks must consist four trunk ports. bits chosen their randomness. statistically random bits will ensure good load balancing among four trunk ports. following procedure trunk; Select address loading setting 00.3 Select trunk ports using register Assign ports trunk port same VLAN using register port VLAN grouping should include trunk ports. Since AL101 will assign port addresses, frames from single port routed trunk ports. Based Load Balancing Example simplicity, example eight-port switch with four-port trunk. desired trunk port Therefore, port configuration register bits 15.9, 17.9, 19.9, 1B.9 Assigning VLAN. VLAN assigned shown. bits except ports themselves. Summary Programmable Registers System Configuration (register 00.3 sets trunk address loading. System Configuration (register 01.0 01.1 bits address loading algorithm. Trunk Port Designation (registers port configuration register designates port trunk port. Port Trunk Port Loading Assignment (registers these registers assign loading trunk. Port VLAN (Register these registers assign port VLAN.
5/00
Reference Only Allayer Communications
AL101 Revision
Table VLAN Mapping Based Load Balancing Trunk
PORT 0/REG. PORT 7/REG. PORT 1/REG. PORT 2/REG. PORT 3/REG. PORT 4/REG. PORT 5/REG. PORT 6/REG.
PORT
DEVICE DEVICE
5/00
Reference Only Allayer Communications
AL101 Revision
Spanning Tree Support
AL101 capability support implementation Spanning Tree Protocol. ports programmed port state required spanning tree protocol. Spanning Tree Protocol option enabled, AL101 will forward frame below. port Block-N-Listen State Learning State, frame forwarded BPDU frame; otherwise frame discarded. outgoing frames except outgoing BPDUs will masked from path PHY. port Forwarding State, frame forwarded BPDU frame. source addresses incoming frames from will learned then forwarded based switch routing decision. outgoing frames will transmitted PHY.
port learning, source addresses incoming frames from will learned. incoming frames except incoming BPDUs from will discarded after being learned; outgoing frames except outgoing BPDUs will masked from path PHY.
3.10 Flow Control
AL101 operate different modes, half full duplex. Each port operate either full half duplex configured have flow control enabled flow control independently port basis. 3.10.1 Half Duplex Flow Control (Backpressure) half duplex flow control option elected, backpressure will used flow control. Whenever occupancy receiving frame buffer port full, port will start sending signal through port. After sensing signal, remote station will defer transmission. Backpressure flow control applied ensure that there dropped frame. AL101 supports types backpressure, collision based carrier based. Carrier based backpressure generated AL101 when switch port's frame buffer full. AL101 will cease line when port buffer space available frame reception. jamming signal programmed either 64BT 96BT. Collision Based backpressure generated AL101, only when switch port receives frame. AL101 will cease line when line idle. carrier based backpressure several advantages over collision based backpressure. Collision based backpressure cause late collisions. After consecutive collisions, could drop frames. AL101 option drop frames after collisions. However, terminal still drop frames. Therefore, recommend carrier based back pressure preferred method half duplex flow control. this mode operation, also recommend that signal should 64BT. This because 96BT, terminal might still able transmit frames cause collision. excessive collision could cause frames dropped.
5/00
Reference Only Allayer Communications
AL101 Revision
AL101 also supports collision based backpressure customers that prefer collision based backpressure. 3.10.2 Full Duplex Flow Control (802.3x) full duplex mode, AL101 will transmit receive frames accordance 802.3x. this mode, transmission channel receiving channel operate independently. incoming direction, whenever occupancy receiving frame buffer port full, port will send PAUSE frame with delay value maximum. PAUSE frame will deter incoming frame from flowing into port. After occupancy receiving frame buffer reduced below FlowControlOff threshold, port will then send PAUSE frame with delay value zero, resume receiving incoming frame flow. outgoing direction, whenever incoming PAUSE frame with non-zero delay value received through port, port will stop next frame transmission after ongoing frame transmission finished, start pause timer. will resume frame transmission either after pause timer expired when PAUSE frame with zero delay value received. When 802.3x flow control option elected, device will program appropriate autonegotiation capability field. When AL101 used full duplex mode, recommended that flow control turned This prevent buffer from overflow loss frames. connected device 802.3x capability, then link recommended half duplex.
3.11 Queue Management
Each port AL101 individual transmission receive queues. frames that come into AL101 stored into shared memory buffer, lined transmission queues corresponding destination port. Each port AL101 input frame queue, dedicated queue buffer locally generated management event messages. Each output port maintains output frame queue for, dedicated multicast queue outgoing multicast frame parking. transmit frame from sources, local from another device ring. output queue, source selected multicast queue, device will channel copy frame head multicast queue output queue transmission. output queue, source selected local input queue, device will channel from local DRAM buffer output queue upon requested DRAM bandwidth that available. output queue, source selected from another device ring, device will send message that device trying channel through ring from source input queue that device local output queue. multicast queue, source selected local input queue, device will channel from local DRAM buffer multicast queue upon requested DRAM bandwidth available. multicast queue, source selected from another device ring, device will send message that device trying channel through ring from source input queue that device local multicast queue.
5/00
Reference Only Allayer Communications
AL101 Revision
3.12 Uplink Port
uplink port provides connect switch repeater hub, workgroup switch, router, type interconnecting device compliance with IEEE 802.3 standard. port also designated uplink port. flood control enabled, AL101 will send frames with unmatched multicast/ broadcast frames uplink port. very important that each port assigned uplink port Port Configuration Register to1C), data frames might lost. uplink port should configured within same VLAN source port. uplink port member VLANs, broadcast multicast frames will forwarded designated uplink port. Multiple VLANs share same uplink port. AL101 will direct following frames uplink port: Frames with unicast destination address that match with address stored switch. Frames with broadcast/multicast destination address uplink port same VLAN. When configuring uplink port, uplink port should designate itself uplink port. Summary Programmable Register Designate Uplink Port (register this register provides option designate uplink port either port, trunk CPU. details register description.
3.13 Port Monitoring
AL101 supports port monitoring which provides complete network monitoring capability Mbit/s. copy egress (TX) data ingress (RX) data monitored port sent their respective snooping ports. monitored port selected register AL101 allows transmit receive data monitored different snooping ports. snooping ports also selected register Summary Programmable Register Port Monitoring Register (register selects target monitored port snooping port. 5-bit Port_ID designates port. format Port_ID [Dev_ID].[Port_ID]. [Dev_ID] device number [Port_ID] port number.
5/00
Reference Only Allayer Communications
AL101 Revision
3.14 Reduced Media Independent Interface (RMII)
AL101 also supports RMII interface. RMII interface activated through System Configuration Register. RMII only signal pins clock pin. signal pins TXD0, TXD1, RXD0, RXD1, TXEN, CRS. RXCLK common reference clock MHz. AL101 provides clock each port minimize clock skew effect. Note: When RMII used, other pins RMII interface should left unconnected. reception, received data (RXD) sampled rising edge receive clock (RX_CLK). Assertion signal indicates receive channel active. di-bit RXD[1:0] nominally "00" until detect valid send preamble "01." Valid data will follow SFD. transmission, transmit data enable (TX_EN) signal asserted when first preamble nibble sent transmit data (TXD) lines. transmit data clocked rising edge reference clock. Prior data transaction, AL101 will output di-bits `01' preamble signal. After preamble, "11" signal used indicate start frame.
3.15 Management
AL101 supports transceiver management through serial MDIO signal lines. device provides modes management, master slave mode. master mode operation, AL101 controls operation modes link. slave mode controls operating mode. 3.15.1 Management MDIO There difference MDIO operation between RMII. write operation, device will send "01" signal write operation. Following "01" write signal will five-bit address device five-bit register address. "10" turn around signal then used avoid contention during read transaction. After turn around, 16-bit data will written into register afterwards line will high impedance state. read operation, AL101 will output "10" indicate read operation after start frame indicator. Following "10" read signal will five-bit address device five-bit register address. Then, AL101 will cease driving MDIO line, wait time. During this time, MDIO should high impedance state. device will then synchronize with next driven device, continue read bits data from register. detail timing requirement management signals described section "Timing Requirement." MDIO port disabled through port configuration register. This allows engineers 100Base-TX transceiver without auto-negotiation capability RMII RMII interconnect. this mode operation, communication with AL101. Therefore, AL101 will assert link status soon initialization completed assumes connected operating specified operating duplex mode speed.
5/00
Reference Only Allayer Communications
AL101 Revision
3.15.2 Management Master Mode this mode, AL101 will continuously poll status devices through serial management interface without intervention. device will also configure capability fields ensure proper operation link. access registers devices through interface provided management device, AL300A. configuration link automatic. link capability programmed AL101 through port configuration register. AL101 reads from standard IEEE registers determine auto-negotiated operating speed mode. there need manually operation mode because flow control cabling issues. AL101 port operation mode manually through MDIO interface (see EEPROM section programming AL101). used reprogram AL101, operating mode changed without reset powered down. order ensure link operating desired mode, should renegotiate either through command unplugging RJ45. 3.15.3 Management Slave Mode slave mode, controls programming operating mode. AL101 will continuously poll status devices through serial management interface, without intervention determine operation mode link. access registers devices through interface provided management device AL300A. This mode management very useful unmanaged switches. operating mode link changed programming mode through jumper without assistance from CPU. AL101 also supports 100Base-TX transceivers without MDIO interface. When MDIO disabled, AL101 will operate operation mode specified Port Configuration Register (register 1C). 3.15.4 Auto-negotiation Mode AL101 also turn auto-negotiation capability PHY. When auto-negotiation turned off, AL101 slave mode transceiver will determine link's operating mode.
5/00
Reference Only Allayer Communications
AL101 Revision
3.15.5 Other Options Some legacy Fast Ethernet devices cost devices have auto-negotiation capability. those cases, transceiver will able perform auto-negotiation. switch transceiver will typically parallel detection update information transceiver's register. Unfortunately, such register addresses vendor specific. AL101 provides register (register specify register address AL101 read. AL101 will read from that register configure port operation accordingly. Register also provides some additional flexibility's some PHYs market. general, system designer should devices port port port Lucent Quad PHY, LU3X54FT, utilizes address 00000 broadcast address. register allows AL101 start with address 01000. This provision allows engineers work around PHYs that have problems handling address 00000. Quad PHYs market today have port-ordering chip pinout, clockwise counter clockwise. Register programs AL101 port order either direction. This provision enables engineers easily implement designs with PHY. There also slow MDIO clock KHz) available that capable handling high speed MDIO clock. Examples these PHYs LXT970 LXT974. some reason, transceiver connected device that device fails auto-negotiate, AL101 will default data rate duplex mode default setting port configuration register.
3.16 EEPROM Interface
AL101 provides three functions with EEPROM interface; system initialization, obtaining system status, reconfiguring system real time. 3.16.1 System Initialization EEPROM interface provided manufacturer provide pre-configured system their customers. Customers change reconfigure their system retain their preferences. EEPROM contains configuration initialization information, which accessed power reset. organization EEPROM data shown Table AL101 uses 24C02 serial EEPROM device (2048 bits organized bits During start AL101 will detect presence EEPROM. EEPROM present, AL101 will initialized attached management device ring. initialization command received, device will operate. reset held low, AL101's EEPROM interface will into high impedance state. This feature very useful reprogramming EEPROM during installation reconfiguration. There ways that EEPROM reprogrammed, external parallel port residing ring. reprogramming using parallel port, signal used hold RESET low; EEPROM interface will then high impedance state. external device then programmed EEPROM through EDIO ECLK pins. EEPROM address should same device with (EEPROM) grounded. example, EEPROM device address device address 001.
5/00
Reference Only Allayer Communications
AL101 Revision
Device Type Identifier
Device Address
Figure
EEPROM Address Format
3.16.2 Start Stop write cycle started start ended stop bit. start transition from high EEDIO when high. operation terminates when EEDIO goes from high when high (Figure Following start condition, writing device must output address EEPROM. most significant four bits EEPROM address device type identifier. These four bits 1010. EEPROM device address should device number. EECLK output from AL101. EEDIO input AL101 reading EEPROM output writing (See Figure
EECLK
EEDIO
Data Address Valid
START
Data Change
STOP
Figure
Start Stop
5/00
Reference Only Allayer Communications
AL101 Revision
3.16.3 Write Cycle Timing When accessing EEPROM, reset held before writing operation begin.
Start Device Address Stop
EEDIO
Word Address
Data
Acknowledge
Acknowledge
Acknowledge
Figure
Typical Write Operation
3.16.4 Read Cycle Timing Read operations initiated same manner write operations, with exception that EEPROM address "1."
Start
Device Address
Start
Device Address
EEDIO
Word Address
Data
Acknowledge
Acknowledge
Acknowledge
Figure
Typical Read Operation
5/00
Reference Only Allayer Communications
AL101 Revision
3.16.5 Reprogramming EEPROM Configuration There ways that system reconfigured. Figure shows application using parallel interface reprogram EEPROM. this application, parallel port holds rest pins low, forces EEDIO pins high impedance. Once pins high impedance, EEPROM programmed parallel port. Once parallel port releases rest pins, devices will start download EEPROM data reconfigure devices. alternate reconfiguring system input data directly into AL101. After initialization, EEPROM interface virtual EEPROM. order this method work EEPROM's address must 0XX, AL101's address will 1XX. customer program AL101 EEPROM. read write timing same EEPROM. Because read well write AL101, status register read from AL101. This will serve very useful tool diagnostic unmanaged switch.
Reset AL101
EECLK EEDIO EEPROM Parallel Port
AL101
Reset EECLK EEDIO EEPROM
Reset AL101
EECLK EEDIO EEPROM
Reset AL101 EECLK EEDIO EEPROM
Figure
Programming EEPROM with Parallel Port
5/00
Reference Only Allayer Communications
AL101 Revision
3.16.6 EEPROM Note: specific bits register referenced "X.Y" notation, where register number number. following table shows EEPROM addresses cross-referenced register/bit AL101. Addresses through configuring device. They downloaded AL101 during reset power Address should programmed 0000 0001 0001 0100. address indicates last address entry. static address used switch, address should programmed. Addresses used programming static address entry. format address shown follows when YXXXXX represents: then XXXXX 5-bit individual port number. Y=1, then XXXXX either trunk port represented followed digit [trunk number, port represented 11ZZZ where don't care.
Address Reserved
Address 00YXXXXX
Address 72-73 Address [42:32]
Address 74-75 Address [31:16]
Address 76-77 Address [15:0]
5/00
Reference Only Allayer Communications
AL101 Revision
Table AL101 EEPROM Mapping
EEPROM PHYSICAL ADDRESS 02-03 04-05 06-07 08-09 0A-0B 0C-0D 0E-0F 10-11 12-13 14-15 16-17 18-19 1A-1B 1C-1D 1E-1F 20-21 22-23 24-25 26-27 28-29 2A-2B 2C-2D 2E-2F 30-31 32-33 DESCRIPTION System Configuration [15:8] System Configuration [7:0] System Configuration System Configuration 0000 0001 0001 0100 Reserved Vendor Specific Snooping Port Configuration Monitored Host [47:32] Monitored Host [31:16] Monitored Host [15:0] Monitored Host [47:32] Monitored Host [31:16] Monitored Host [15:0] Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration AL101 REGISTER/BIT 00.15 00.8 00.7 00.0 01.15 01.0 02.15 02.0 03.15 03.0 04.15 04.0 05.15 05.0 06.15 06.0 07.15 07.0 08.15 08.0 09.15 09.0 0A.15 0A.0 0B.15 0B.0 0C.15 0C.0 0D.15 0D.0 0E.15 0E.0 0F.15 0F.0 10.15 10.0 11.15 11.0 12.15 12.0 13.15 13.0 14.15 14.0 15.15 15.0 16.15 16.0 17.15 17.0 18.15 18.0 19.15 19.0
5/00
Reference Only Allayer Communications
AL101 Revision
Table AL101 EEPROM Mapping (Continued)
34-35 36-37 38-39 3A-3B 3C-3D 3E-3F 40-41 42-43 44-45 46-47 48-49 4A-4B 4C-4D 4E-4F 50-51 52-53 54-55 56-57 58-59 5A-5B 5C-5D 5E-5F 60-61 62-63 64-65 66-67 68-69 6A-6B 6C-6D Port Configuration Port Configuration Port Configuration Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Reserved Checksum Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Reserved 2D.15 2D.0 2E.15 2E.0 2F.15 2F.0 30.15 30.0 31.15 31.0 32.15 32.0 33.15 33.0 34.15 34.0 1A.15 1A.0 1B.15 1B.0 1C.15 1C.0 1D.15 1D.0 1E.15 1E.0 1F.15 1F.0 20.15 20.0 21.15 21.0 22.15 22.0 23.15 23.0 24.15 24.0 25.15 25.0 26.15 26.0 27.15 27.0 28.15 28.0 29.15 29.0 2A.15 2A.0 2B.15 2B.0 2C.15 2C.0
5/00
Reference Only Allayer Communications
AL101 Revision
Table AL101 EEPROM Mapping (Continued)
70-71 72-73 74-75 76-77 78-7f 80-87 88-8f 90-97 98-9f A0-A7 A8-AF B0-B7 B8-BF C0-C7 C8-CF D0-D7 D8-DF E0-E7 E8-EF F0-F7 F8-FF Last Entry Address Static Entry (Port Number) Static Entry (MAC [47:32]) Static Entry (MAC [31:16]) Static Entry (MAC [15:0]) Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry Static Entry
5/00
Reference Only Allayer Communications
AL101 Revision
3.17 SGRAM Interface
ports AL101 work Store-And-Forward mode that ports support both Mbit/s Mbit/s data speed. AL101 utilize central memory buffers pool, which shared ports within same device. After frame received, passed across SGRAM interface stored buffer. During transmit, frame retrieved from buffer pool forwarded destination port. AL101 designed Mbit SGRAM Mbit SGRAM cost performance. SGRAM accessed page burst access mode very high speed access. This burst mode repeatedly access same column. burst mode reaches column address, then wraps around first column address (=0) continues count until interrupted news read/write, pre-charge, burst stop command. AL101 will initialize SGRAM automatically. pre-charges banks inserts eight auto-refresh commands. will also program mode registers AL101 read write operations. SGRAM essentially SDRAM. Dynamic memories must refreshed periodically prevent data loss. SGRAM auto-refresh which also uses refresh address counters. SGRAM auto-refresh command generates pre-charge command internally SGRAM. AL101 will insert auto-refresh command once every
Register Descriptions
Table Register Table Summary
REGISTER REGISTER DESCRIPTION System Configuration System Configuration System Configuration Reserved Testing Register Vendor Specific Status Port Monitoring Configuration Monitored Source Host [47:32] Monitored Source Host [31:16] Monitored Source Host [15:0] Monitored Destination Host [47:32] Monitored Destination Host [31:16]
5/00
Reference Only Allayer Communications
AL101 Revision
Table Register Table Summary (Continued)
Monitored Destination Host [15:0] Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port Configuration Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN Port VLAN
5/00
Reference Only Allayer Communications
AL101 Revision
Table Register Table Summary (Continued)
Port VLAN Port VLAN Port VLAN Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Port Trunk Port Assignment Reserved Reserved Reserved Reserved System Status Register Port Operation Status Port Operation Status Port Operation Status Port Operation Status Port Operation Status Port Operation Status Port Operation Status Port Operation Status Indirect Resource Access Command Indirect Resource Access Data Indirect Resource Access Data Indirect Resource Access Data Indirect Resource Access Data CheckSum
5/00
Reference Only Allayer Communications
AL101 Revision
System Configuration Register (Register registers global system configuration registers. option selected this register affect overall system operation.
Table System Configuration Register (Register
NAME CPUprst FloodCtl DESCRIPTION This AL101, when detects EEPROM absent. device will assume present. Flooding Control. Controls forwarding unicast frames with unknown destination received from non-uplink ports. Disable. Frames received with unknown unicast destination address will forwarded ports (excluding receiving port) within VLANs specified receiving port. Enable. Frames received with unknown unicast destination address will forwarded uplink port specified receiving port. Security Enforcement. Security Off. security violation secured port will change port state. Security security violation secured port will change port into DISABLE state. Switch Table Entry Aging Control. Disable. table aging process will stopped. Enable. table aging process will running every dynamically learned table entries. Table Convergence Control. Disable. device will communicate with other devices about locally learned table entries. Enable. device will slow background process periodically transfer locally learned table entries other devices learn. Spanning Tree Protocol Enable Control. Disable. BPDU frames received from network ports will treated regular broadcast frames. Enable. BPDU frames received from network ports will forwarded only port. Port Incoming Frame Flow Monitoring Enable Cable. Disable Enable Port Outgoing Frame Flow Monitoring Enable Cable. Disable Enable This used AL101 when AL101 initialized CPU. indicates register file initialization completed CPU.
SecMgmt
AgeEn
TCNVG
STPEN
PInMon
POutMon
CPUcfgrdy
5/00
Reference Only Allayer Communications
AL101 Revision
Table System Configuration Register (Register (Continued)
NetMgmt Network Management Enable Control. Disable. device will generate events. Enable. device will generate events propagate onto ring. System Initialization Complete. This when initialization completed under initialization mode. unmanaged switch, this relevant. Reserved. Layer Trunk Loading Method. Port based loading. Trunking decisions will based Trunk Port Assignment Registers. address based loading. Trunking decisions will based source port addresses. Frame Time Enable. Device will timeout frames based MaxDelay. Device will timeout frames. Reserved factory use. Bits should
InitDone
RMII L2Trunk
TimeoutEN
Reserved
Table System Configuration Register (Register
15~8 NAME MaxAge MaxDelay DESCRIPTION Maximum dynamically learned entries. 0000 0000: sec. 1111 1111: sec. Maximum frame transition delay through switch. second seconds seconds seconds Maximum number broadcast frames that accumulated each input frame buffer. frames frames frames frames Disable. Device will perform IEEE standard exponential back algorithm when collision occurs. Enable. When collisions occur, AL101 will back slots. Retry Excessive Collision. Normal collision handling. Retry transmission after consecutive collisions.
MaxStorm
SuperMAC
5/00
Reference Only Allayer Communications
AL101 Revision
Table System Configuration Register (Register (Continued)
L2TbitSel Select bits position address trunk assignment. Source Address [1:0] Source Address [3:2] Source Address [5:4] Source Address [7:6]
Table System Configuration Register (Register
15~12 NAME Reserved RegPg SlowAge BpIPG84 DESCRIPTION bits should programmed First page. Second page. Normal aging. Slow down aging. Backpressure Select Enable. 96BT 64BT Control. 96BT 64BT Back pressure port rate (collision based) SGRAM Select. Mbit/s SGRAM Mbit/s SGRAM Back Pressure Control. Carrier based. Collision based. External Table Enable. Disable Enable Table Size Selection. Multicast/Broadcast frame forward only. Flow control multicast. Flow control broadcast.
IPG64
PRate SG16M
BPCOL
ETEnb
ET16K
MCTrap FlowCtrlBC
5/00
Reference Only Allayer Communications
AL101 Revision
Reserved Register (Register This register reserved Allayer's use. bits should 0000 0001 0001 0100. Testing Register (Register This register reserved Allayer's use. bits should 0000 0000 0000 1000. Vendor Specific Register (Register This register used program vendor specific options. also used programming Vendor Specific register location location operation status.
Table Vendor Specific Register (Register
12~8 NAME PHYAD MCIkSpd PortOrder PHYOpReg PHYSpBit PHYDxModeBit DESCRIPTION Setting this will program MDIO address addresses Setting this will reduce MDIO clock speed HKz. Setting this will reverse ID/port number switch. PHY's Operation Status Register Number. PHY's Data Rate Status Register Number. PHY's Operating Duplex Mode Status Register Number.
Port Monitoring Configuration Register (Register This register configures port monitoring. sets monitored port snooping ports.
Table Port Monitoring Configuration Register (Register
14~10 NAME Reserved MdPID MgIPID MgOPID should Monitored Port Snooping Port Incoming Frame Flow. Snooping Port Outgoing Frame Flow. DESCRIPTION
5/00
Reference Only Allayer Communications
AL101 Revision
RMON Source Destination Registers (Registers These registers used RMON manager frame counting. RMON manager counts frames (destination) from (source) these addresses stored register. address programmed three separate registers. Source address stored registers destination address register
Table RMON Source Destination Registers (Registers
REGISTER 15~0 15~0 15~0 NAME SRCMAC [47:32] SRCMAC [31:16] SRCMAC [15:0] DESCRIPTION Monitored Source Host Address. Monitored Source Host Address. Monitored Source Host Address.
Table RMON Source Destination Registers (Registers
REGISTER 15~0 15~0 15~0 NAME DSTMAC [47:32] DSTMAC [31:16] DSTMAC [15:0] DESCRIPTION Monitored Destination Host Address. Monitored Destination Host Address. Monitored Destination Host Address.
Port Configuration Registers (Registers Registers local port configuration. There port configurations port. port configuration Port uses register Port register etc. Port Configuration Register Uplink this six-bit link assign uplink port local port. uplink port three types; single port, trunk port. uplink single port, format port [0][Dev_ID][Port_ID] uplink trunk, then bits should read [100][trunk number]. trunk number numbered [Dev_ID][Trunk_ID]. local port uplink port, uplink should port frame with unlearned will then filtered.
5/00
Reference Only Allayer Communications
AL101 Revision
Table Port Configuration Register
15~10 NAME UpLinkID DESCRIPTION Uplink associated with port. 0XXYYY: Port with device port 100XXN: Trunk with device trunk 111XXX: port. Others: Reserved. Trunk Member Port. Individual port. Member trunk port. should Broadcast Storm Control Enable. Storm Control Disable. broadcast frame will throttled. Storm Control Enable. accumulated number broadcast frames input buffer port over threshold specified system configuration register, incoming broadcast frames will discarded until number been reduced below threshold. Intrusion Protection. Security control frames received from nonuplink ports. Security Off. forwarding decision made about frames received from port will involve source address checking. Security frames received from port with unknown source address with source address learned previously from another port will discarded. Port VLAN Membership. Non-member. Broadcast frames received from port will forwarded port. Member. Broadcast frames received from port will forwarded port addition other member ports specified VLAN register port (excluding source port). Learning Disable. Source address from this port will learned. Source address from this port will learned.
Tmember
Reserved StormCTL
Security
CPUOn
LrnDis
5/00
Reference Only Allayer Communications
AL101 Revision
Table Port Configuration Register (Continued)
PortST Port State Control. Disable. incoming frames from will discarded; outgoing frames will masked from path PHY. Blocking-N-Listening. incoming frames except incoming BPDUs from will discarded; outgoing frames except outgoing BPDUs will masked from path PHY. Learning. incoming frames from will learned about their source information; incoming frames except incoming BPDUs from will discarded after being learned; outgoing frames except outgoing BPDUs will masked from path PHY. Forwarding. incoming frames from will learned from their source information; incoming frames will forwarded based switch routing decision; outgoing frames will transmitted PHY. Reserved (Must
Reserved
Port Configuration Register FlowCtrlFdEn this selects 802.3x full duplex flow control. When this programmed, AL101 will automatically programmed pause capability auto-negotiation register. FlowCtrlHdEn this selects option backpressure half-duplex flow control. types backpressure selected system configuration register. MDIOCfg this selects management mode.
0001: Selects master mode. When AL101 this mode, will capability advertisement register. link will auto-negotiate highest capability. 0010: Selects slave mode. When AL101 this mode, will capability advertisement register. link will auto-negotiate highest capability. 0111: Selects forced mode. When AL101 this mode, will turn auto-negotiation will select link's operating mode.
5/00
Reference Only Allayer Communications
AL101 Revision
Table Port Configuration Register
15~12 NAME Reserved FlowCtrlFdEn FlowCtrlHdEn MDIOCfg[3:0] Flow Control Full Duplex Enable. Flow Control Half Duplex Enable. MDIO Configuration. 0001: Master mode management. 0010: Slave mode management. 0111: Force mode. MDIO Disable. MDIO enabled. MIDO disabled. This relevant when MDIO enabled. When MDIO disabled, this forces port into link link down state. Link down. Link Full Duplex Mode. Half Duplex Mode. Full Duplex Mode. Half Duplex Mode. DESCRIPTION
MDIODis
LinkUp
PrtMode100F PrtMode100H PrtMode PrtMode
5/00
Reference Only Allayer Communications
AL101 Revision
Port VLAN Registers (Registers These registers provide VLAN each port. VLAN worksheet provided Appendix
Table Port VLAN Registers (Registers
REGISTER Port0 Port1 Port2 Port3 Port4 Port5 Port6 Port7 Port0 Port1 Port2 Port3 Port4 Port5 Port6 Port7 Port0 Port1 Port2 Port3 Port4 Port5 Port6 Port7 Port0 Port1 Port2 Port3 Port4 Port5 Port6 Port7 15~8 NAME Dev3Map DESCRIPTION Port VLAN corresponding port7~port0 device with Dev_ID Non-member port. Member port.
Dev2Map
Port VLAN corresponding port7~port0 device with Dev_ID Non-member port. Member port.
15~8
Dev1Map
Port VLAN corresponding port7~port0 device with Dev_ID Non-member port. Member port.
Dev0Map
Port VLAN corresponding port7~port0 device with Dev_ID Non-member port. Member port.
5/00
Reference Only Allayer Communications
AL101 Revision
Port Trunk Port Assignment Registers (Registers Port Trunk Port assignment register assigns port trunk port-based load balancing trunking. Please example trunking section. port trunk port work sheet provided Appendix
PORT NUMBER
REGISTER
Table Port Trunk Port Assignment Registers (Registers
15~14 NAME Trunk Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port DESCRIPTION
13~12
Trunk
11~10
Trunk
Trunk
Trunk
Trunk
5/00
Reference Only Allayer Communications
AL101 Revision
Table Port Trunk Port Assignment Registers (Registers (Continued)
NAME Trunk Trunk Port Trunk Port Port Port Port Trunk Port Trunk Port Port Port Port DESCRIPTION
Trunk
Table System Status Register (Register
NAME EPTimeOut DESCRIPTION EEPROM Time Out. EEPROM initialized device. Device ready programmed CPU. EEPROM Checksum Error. SGRAM Initialization Done. SRAM Initialization Done. Register Initialization Done. Traffic Counter.
10~7
CheckSumEr SGRAMinit SRAMinit REGinit Traffic Counter Reserved Chip
0000: AL101
Port Operation Status Registers (Register Registers status indication port basis. These read only register. Port port status register Port register 3B.and port register
Table Port Operation Status Registers (Register
NAME LinkFail Port Link Status. Normal Fail Port Status. Normal Error Port Security Violation. Normal Violation DESCRIPTION
PHYError
Sviolation
5/00
Reference Only Allayer Communications
AL101 Revision
Table Port Operation Status Registers (Register (Continued)
FlowCtrl Flow Control. port mode ([1:0]) 2'b01 2'b11: Pause disable. Pause enable. port mode ([1:0]) 2'b00 2'b10: Back pressure based CRS. Back pressure based collision. Port Broadcast Storm Status. Normal Stormed Port Input Buffer Full Status. Normal Input buffer full experienced. Table Entry Unavailability Learning. Normal Unavailability experienced. Port Jabber Status. Normal Jabber experienced. Port Late Collision Status. Normal Late collision experienced. Port Transmit Pause Status. transmit pause experienced. Transmit pause experienced. Port Carrier Sense Loss During Transmission Status. carrier sense loss experienced. Carrier sense loss experienced. False Carrier Status. Normal False carrier experienced. Transmit Queue Underflow Status. Normal Underflow experienced. Frame Time Out. Normal Frame time experienced. Port Operating Mode. 10Mb half duplex. 10Mb full duplex. 100Mb half duplex. 100Mb full duplex.
Stormed
InBFull
TblUNAVL
Jabbered
LateCOL
TxPaused
CRSLoss
FalseCRS
Underflow
TimeOut
PortMode
5/00
Reference Only Allayer Communications
AL101 Revision
Indirect Resource Access Command Register (Register This register used managing resources switch.
Table Indirect Resource Access Command Register (Register
NAME CmdDone Command Done. Execute command. Command done. Read/Write Operation Command. Read operation. Write operation. Type accessed resource. 000: registers. 001: EEPROM. 010: SGRAM. 011: address table Read: table address read Write: address learn. 100: address table Read: address search. Write: address delete. 101: Reserved 110: Reserved 111: Reserved External address table read. ResType Operation On-chip address table read. Off-chip address table read. address entry within accessed resource. DESCRIPTION
Operation
13~11
ResType
ExtRD
ResAddr
5/00
Reference Only Allayer Communications
AL101 Revision
Table Indirect Resource Access Data Register (Register
15~0 NAME IRAData DESCRIPTION Indirect Resource Access Data
Table Indirect Resource Access Data Register (Register
15~0 NAME IRAData DESCRIPTION Indirect Resource Access Data
Table Indirect Resource Access Data Register (Register
15~0 NAME IRAData DESCRIPTION Indirect Resource Access Data
Table Indirect Resource Access Data Register (Register
15~0 NAME IRAData DESCRIPTION Indirect Resource Access Data
Table Checksum (Register
15~8 NAME CheckSum Reserved DESCRIPTION Checksum value AL101 register contents.
5/00
Reference Only Allayer Communications
AL101 Revision
Timing Requirements
Table RMII Transmit Timing
SYMBOL ttdv ttxev DESCRIPTION TXCLK valid time. TXCLK TXEN valid time. UNIT
Note: Delays assuming 10pf loading output pins.
TXCLK
ttxev
ttxev
TXEN
ttdv
DATA
DATA
DATA
DATA
DATA
DATA
Figure
RMII Transmit Timing Diagram
Table RMII Receive Timing
SYMBOL trxds trxdh DESCRIPTION RX_DV, RXD, RX_ER, setup time. RX_DV, RXD, RX_ER hold time. UNIT
RXCLK
trxdh
RXDV
trxds trxdh
DATA
DATA
DATA
DATA
DATA
DATA
Figure
RMII Receive Timing Diagram
5/00
Reference Only Allayer Communications
AL101 Revision
Table Timing
SYMBOL troxs troxh DESCRIPTION Setup time Hold time UNIT
Note: Test condition: load.
RICLK
troxs
troxh
Figure
Timing
5/00
Reference Only Allayer Communications
AL101 Revision
Table Management (MDIO) Read Timing
SYMBOL DESCRIPTION high time time period MDIO setup time MDIO hold time UNIT
MDIO
Figure
Management Read Timing
Table Management (MDIO) Write Timing
SYMBOL DESCRIPTION high time time period MDIO output delay UNIT
5/00
Reference Only Allayer Communications
AL101 Revision
MDIO
Figure
Management Write Timing
Table SGRAM Refresh Timing
SYMBOL tCHI tCKH tCKS DESCRIPTION Access hold time Access setup time PBCS#, PBRAS#, PBWE# hold time Clock high level width System clock cycle time hold time setup time Clock level width PBCS#, PBRAS#, PBWE# setup time Precharge command period Auto-refresh auto-refresh period UNIT
5/00
Reference Only Allayer Communications
AL101 Revision
PBCLK tCKS tCKH
tCHI
Command
Precharge
Auto Refresh
Auto Refresh
Active
BANK
BANK
Address
Don't Care
Figure
SGRAM Refresh Timing
5/00
Reference Only Allayer Communications
AL101 Revision
Table SGRAM Read Timing
SYMBOL tCHI tCKH tCKS tRAS tRCD DESCRIPTION Access time Access hold time Access setup time PBCS#, PBRAS#, PBWE# hold time Clock high level width System clock cycle time hold time setup time Clock level width PBCS#, PBRAS#, PBWE# setup time Data high impedance time Data impedance time Data hold time Active precharge command period Active read delay UNIT
Note: This timing requirement SGRAM running Latency Typically speed grade SGRAM needs used.
5/00
Reference Only Allayer Communications
AL101 Revision
tCHI
PBCLK
tCKS
tCKH
BURST TERM.
Command
Active
READ
A0-A7
column
PBBA
BANK BANK
tRCD (Bank tRAS (Bank Latency
Dout
Dout
Dout
Dout
Dout
Dout
location within same
Figure
SGRAM Read Timing
5/00
Reference Only Allayer Communications
AL101 Revision
Table SGRAM Write Timing
SYMBOL tCHI tCKH tCKS tRAS tRCD DESCRIPTION Access hold time Access setup time PBCS#, PBRAS#, PBWE# hold time Clock high level width System clock cycle time hold time setup time Clock level width PBCS#, PBRAS#, PBWE# setup time Data hold time Data setup time Active precharge command period Active read delay 100,000 UNIT
Note: This timing requirement SGRAM running Latency Typically speed grade SGRAM needs used.
5/00
Reference Only Allayer Communications
AL101 Revision
tCHI
PBCLK
tCKS
tCKH
Command Active write BURST TERM.
A0-A7
column
BANK
PBBA
BANK
tRCD (Bank tRAS (Bank
location within same
Don't Care
Undefined
Figure
SGRAM Write Timing
5/00
Reference Only Allayer Communications
AL101 Revision
Electrical Specifications
Note: Operation absolute maximum ratings could cause permanent damage device.
Table Maximum Ratings
Supply Voltage (Vcc) Input Voltage Output Voltage Supply Voltage RMII Input Voltage RMII Output Voltage RMII Storage Temperature -0.3V 3.6V -0.3 0.3V -0.3 0.3V -0.6V 6.0V -0.6 Vcc5 0.3V -0.6 Vcc5 0.3V +150
Table Recommended Operation Conditions
Supply Voltage Operating Temperature Power Dissipation 3.3V 0.3V (typical)
Table Electrical Characteristics
PARAMETER DESCRIPTION Output voltage-high, Ioh=4mA Output voltage-low, Ioh=4mA High impedance state output current Input current-high (With pull-up pull-down) Input current-low (With pull-up pull-down) Input high voltage Input voltage Supply current 0.7*Vcc 0.3*Vcc UNIT
5/00
Reference Only Allayer Communications
AL101 Revision
AL101 Mechanical Data
PQFP Package
25.2
0.18 0.04
0.40
28.00 0.10 30.6 0.15
3.23 0.07
4.07 max. 0.60 0.10 0.25 1.30 0.10
0.25 min.
Figure
AL101 Mechanical Dimensions
5/00
Reference Only Allayer Communications
AL101 Revision
Appendix (VLAN Mapping Work Sheet)
PORT 6/REG.
PORT
5/00
Reference Only Allayer Communications
PORT 7/REG.
PORT 0/REG.
PORT 1/REG.
PORT 2/REG.
PORT 3/REG.
PORT 4/REG.
PORT 5/REG.
AL101 Revision
Appendix (Port Trunk Port Assignment Work Sheet)
PORT 0/REG.
PORT 1/REG.
PORT 2/REG.
PORT 3/REG.
PORT 4/REG.
PORT 5/REG.
PORT 6/REG.
TRUNK PORT
BIT/ VALUE
TRUNK BITS TRUNK BITS
5/00
Reference Only Allayer Communications
PORT 7/REG.
AL101 Revision
Appendix (Suggested Memory Components)
Note: This only partial list memory components that used Allayer devices. AL101 uses Frame Buffer SGRAM chips that require 32-bit wide SGRAM SDRAM, that faster with latency AL101 uses Table Memory SSRAM chips that require Sync Burst pipelined SSRAM, faster. following table lists some memory that used AL101.
DEVICE AL101
FREQ.
Mbit SGRAM MoSys MG802C256Q-10 Etron EM635327Q-8
Mbit SGRAM MoSys MG802C512L-8 Etron EM636227Q-8 Hitachi HM5216326FP-8 Winbond W971632AF-8
SSRAM Micron MT58LC64K32D8LG-11 71V632S6PF
5/00
Reference Only Allayer Communications
AL101 Revision
Rev. History Prelim. (7/27/99) Reformatted edited document. Added memory information appendix III. Added management timing diagrams. Added RMII timing diagrams. Prelim. (12/9/99) Removed references MII. Added logo. Corrected register numbers appendix Corrected register numbers tables Added RMII transmit RMII receive tables diagrams. Prelim (1/31/00) RICLK numbered when correct number 255. Prelim Rev. Fully released document.
5/00
Reference Only Allayer Communications
Index
Numerics Port Mbps Port Gbps Managed Switch with Address Aging Address Learning AL101 EEPROM Mapping AL101 Mechanical Data AL101 Overview AL101 Diagram (Top View) Appendix (VLAN Mapping Work Sheet) Appendix (Port Trunk Port Assignment Work Sheet) Appendix (Suggested Memory Components) Broadcast Storm Control Checksum (Register Data Reception Electrical Characteristics EEPROM Address Format EEPROM Interface EEPROM False Carrier Events Flow Control Frame Filtering Frame Forwarding Frame Generation Frame Transmission Full Duplex Flow Control (802.3X) Functional Description Half Duplex Flow Control (Backpressure) Half Duplex Mode Operation Illegal Frame Length Indirect Resource Access Command Register (Register Indirect Resource Access Data Register (Register Indirect Resource Access Data Register (Register Indirect Resource Access Data Register (Register Indirect Resource Access Data Register (Register Load Balancing Long Frames Based Load Balancing Example Maximum Ratings MDIO Interface Miscellaneous Pins Non-Auto-negotiation Mode Other Options Management Management (MDIO) Write Timing Management Master Mode Management MDIO Management Slave Mode Descriptions Port Configuration Register Port Configuration Register Port Configuration Registers (Registers Port Monitoring Port Monitoring Configuration Register (Register Port Operation Status Registers (Register Port Trunk Port Assignment Registers (Registers Port VLAN Registers (Registers Power Interface Product Description Programming EEPROM with Parallel Port Queue Management Read Cycle Timing Recommended Operation Conditions Reduced Media Independent Interface (RMII) Register Descriptions Reprogramming EEPROM Configuration Reserved Register (Register RMII Interface (Port RMII Receive Timing RMII Signal (Port RMII Signal (Port RMII Transmit Timing RMON Source Destination Registers (Registers Timing Input Interface Interface Output Interface Secure Mode Operation SGRAM Interface SGRAM Read Timing SGRAM Refresh Timing SGRAM Write Timing Spanning Tree Support Start Stop Summary Programmable Control Transmit Receive Summary Programmable Options Address Learning Summary Programmable Register Summary Programmable Registers System Configuration Register (Register
Reference Only Allayer Communications
AL101 Revision
System Configuration Register (Register System Configuration Register (Register System Initialization System Status Register (Register Testing Register (Register Trunk Port Assignment Trunk Port Numbering Trunking (Port Aggregation) Trunking Port Assignment Typical Write Operation Uplink Port Vendor Specific Register (Register VLAN Mapping Port Switch (Device VLAN Mapping Port Switch (Device VLAN Mapping Port Based Load Balancing Trunk VLAN Example
5/00
Reference Only Allayer Communications
Other recent searches
TH7121 - TH7121 TH7121 Datasheet
SFF24N50 - SFF24N50 SFF24N50 Datasheet
SFF24N50 - SFF24N50 SFF24N50 Datasheet
Mach-10TM - Mach-10TM Mach-10TM Datasheet
CYM9236 - CYM9236 CYM9236 Datasheet
CYM9237 - CYM9237 CYM9237 Datasheet
B64290 - B64290 B64290 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
