This Hynix unbuffered Slim Outline Dual In-Line Memory Module(DIMM) se
|
|
|
Top Searches for this datasheet
200pin Unbuffered DDR2 SDRAM SO-DIMMs based ver.
This Hynix unbuffered Slim Outline Dual In-Line Memory Module(DIMM) series consists 512Mb ver. DDR2 SDRAMs Fine Ball Grid Array(FBGA) packages 200pin glass-epoxy substrate. This Hynix 512Mb ver. based Unbuffered DDR2 SO-DIMM series provide high performance byte interface 67.60mm width form factor industry standard. suitable easy interchange addition.
JEDEC standard Double Data Rate2 Synchronous DRAMs (DDR2 SDRAMs) with 1.8V 0.1V Power Supply inputs outputs compatible with SSTL_1.8 interface Posted Programmable Latency (Off-Chip Driver Impedance Adjustment) (On-Die Termination) Fully differential clock operations Programmable Burst Length with both sequential interleave mode Auto refresh self refresh supported 8192 refresh cycles 64ms Serial presence detect with EEPROM DDR2 SDRAM Package: 60ball(x8), 84ball(x16) FBGA 67.60 30.00 form factor Lead-free Products RoHS compliant
ORDERING INFORMATION
Part Name HYMP532S646-E3/C4 HYMP564S648-E3/C4 HYMP564S646-E3/C4 HYMP112S64M8-E3/C4 HYMP532S64P6-E3/C4 HYMP564S64P8-E3/C4 HYMP564S64P6-E3/C4 HYMP112S64MP8-E3/C4 Density 256MB 512MB 512MB 256MB 512MB 512MB Organization 32Mx64 64Mx64 64Mx64 128Mx64 32Mx64 64Mx64 64Mx64 128Mx64 DRAMs ranks Materials Leaded Leaded Leaded Leaded Lead free Lead free Lead free Lead free
This document general product description subject change without notice. Hynix Semiconductor does assume responsibility circuits described. patent licenses implied. Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs SPEED GRADE PARAMETERS
(DDR2-400) Speed@CL3 Speed@CL4 Speed@CL5 CL-tRCD-tRP 3-3-3 (DDR2-533) 4-4-4 Unit Mbps Mbps Mbps
ADDRESS TABLE
Density 256MB 512MB 512MB Organization Ranks 128M SDRAMs 32Mb 64Mb 32Mb 64Mb DRAMs row/bank/column Address 13(A0~A12)/2(BA0~BA1)/10(A0~A9) 14(A0~A13)/2(BA0~BA1)/10(A0~A9) 13(A0~A12)/2(BA0~BA1)/10(A0~A9) 14(A0~A13)/2(BA0~BA1)/10(A0~A9) Refresh Method 64ms 64ms 64ms 64ms
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs DESCRIPTION
Symbol Type Polarity Cross Point Description system clock inputs. adress commands lines sampled cross point rising edge falling edge Delay Locked Loop(DLL) circuit driven from clock inputs output timing read operations synchronized input clock. Activates DDR2 SDRAM signal when high deactivates signal when low. deactivating clocks, initiates Power Down mode Self Refresh mode. Enables associated DDR2 SDRAM command decoder when disables command decoder when high. When command decoder disabled, commands ignored previous operations continue. Rank selected Rank selected When sampled cross point rising edge falling edge CAS, define operation excecuted SDRAM. Selects which DDR2 SDRAM internal bank four activated. Active High Asserts on-die termination signals enabled DDR2 SDRAM mode register. During Bank Activate command cycle, difines address when sampled cross point rising edge falling edge During Read Write command cycle, defines column address when sampled cross point rising edge falling edge addition column address, used invoke autoprecharge operation burst read write cycle. high., autoprecharge selected BA0-BAn defines bank precharged. low, autoprecharge disabled. During Precharge command cycle., used conjunction with BA0-BAn control which bank(s) precharge. high, banks will precharged regardless state BA0-BAn inputs. low, then BA0-BAn used define which bank precharge. Data Input/Output pins. Active High data write masks, associated with data byte. Write mode, operates byte mask allowing input data written blocks write operation high. Read mode, lines have effect. data strobe, associated with data byte, sourced whit data transfers. Write mode, data strobe sourced controller centered data window. Read mode, data strobe sourced DDR2 SDRAMs sent leading edge data window. signals complements, timing relative crosspoint respective DQS. module operated single ended strobe mode, signals must tied system board DDR2 SDRAM mode registers programmed approriately. Power supplies core, I/O, Serial Presense Detect, ground module. This bidirectional used transfer data into EEPROM. resister must connected pull This signals used clock data into EEPROM. resistor connected from pull Address pins used select Serial Presence Detect base address. TEST reserved analysis tools connected normal memory modules(SODIMMs).
CK[1:0], CK[1:0]
Input
CKE[1:0]
Input
Active High
S[1:0]
Input
Active Active
RAS, CAS, BA[1:0] ODT[1:0]
Input Input Input
A[9:0], A10/AP, A[15:11]
Input
DQ[63:0] DM[7:0]
In/Out Input
DQS[7:0], DQS[7:0] In/Out
Cross point
VDD, VDDSPD,VSS SA[1:0] TEST
Supply In/Out Input Input In/Out
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs ASSIGNMENT
Front Side VREF DQS0 DQS0 DQS1 DQS1 DQ10 DQ11 DQ16 DQ17 DQS2 Back Side DQ12 DQ13 DQ14 DQ15 DQ20 DQ21 Front Side DQS2 DQ18 DQ19 DQ24 DQ25 DQ26 DQ27 CKE0 Back Side DQ22 DQ23 DQ28 DQ29 DQS3 DQS3 DQ30 DQ31 NC/A15 NC/A14 Front Side A10/AP NC/S1 DQ32 DQ33 DQS4 DQS4 DQ34 DQ35 DQ40 DQ41 Back Side ODT0 DQ36 DQ37 DQ38 DQ39 DQ44 DQ45 DQS5 DQS5 Front Side DQ42 DQ43 DQ48 DQ49 DQS6 DQS6 DQ50 DQ51 DQ56 DQ57 DQ58 DQ59 VDDSPD Back Side DQ46 DQ47 DQ52 DQ53 DQ54 DQ55 DQ60 DQ61 DQS7 DQS7 DQ62 DQ63
NC,TEST
NC/ODT1
NC/CKE1
Location
Front
Back
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs FUNCTIONAL BLOCK DIAGRAM
256MB(32Mbx64) HYMP532S646-E3/C4
CKE0 ODT0
CKE1
DQS0
LDQS
DQS4
LDQS
DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39
DQS5
DQS1 DQ15
UDQS
UDQS
DQS2
LDQS
DQS6
LDQS
DQS3
UDQS
DQS7
UDQS
SDRAMS SDRAMS SDRAMS SDRAMS SDRAMS
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs FUNCTIONAL BLOCK DIAGRAM
512MB(64Mbx64) HYMP564S648-E3/C4
ODT1
CKE0 ODT0 DQS0
CKE1
DQS0
DQS4
DQ38 DQ39
DQS1
DQS5
DQS2
DQS6
DQS3
DQS0
SDRAMS SDRAMS SDRAMS SDRAMS SDRAMS
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs FUNCTIONAL BLOCK DIAGRAM
512MB(64Mbx64): HYMP564S646-E3/C4
LDQS
UDQS
LDQS
LDQS
SDRAM SDRAM SDRAM SDRAM SDRAM
Serial
Notes Resistor values
Serial SDRAM
loads
loads
SDRAM SDRAM
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs FUNCTIONAL BLOCK DIAGRAM
1GB(128Mbx64) HYMP112S64M8-E3/C4
10+/-5
SDRAM SDRAM SDRAM SDRAM SDRAM
Serial
loads
loads loads
Serial SDRAMS
SDRAMS SDRAMS
/CK0
/CK1
Notes Resistor values
loads
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs ABSOLUTE MAXIMUM RATINGS
Parameter Voltage relative Voltage VDDQ relative Voltage relative Storage Temperature Storage Humidity(without condensation) Notes: Stress greater than those listed cause permanent damage device. This stress rating only, device functional operation above conditions indicated implied. Expousure absolute maximum rating ditions extended periods affect reliablility. Symbol VDDQ VIN, VOUT TSTG HSTG Value +100 Unit
Note
OPERATING CONDITIONS
Parameter DIMM Operating temperature(ambient) DIMM Barometric Pressure(operating storage) DRAM Component Case Temperature Range Notes: 9850 DRAM case temperature Above 85oC, Auto-Refresh command interval reduced tREFI=3.9us. Measurement conditions TCASE, please refer JEDEC document JESD51-2. Symbol TOPR PBAR TCASE Rating ~+95 Units
Notes
Pascal
OPERATING CONDITIONS (SSTL_1.8)
Parameter Power Supply Voltage Input Reference Voltage EEPROM Supply Voltage Termination Voltage Symbol VDDQ VREF VDDSPD 0.49 VDDQ VREF-0.04 0.51 VDDQ VREF+0.04 Unit Note
Notes: VDDQ must less than equal VDD. Peak peak noise VREF exeed +/-2% VREF(dc) transmitting device must track VREF receiving device.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs INPUT LOGIC LEVEL
Parameter Input High Voltage Input Voltage Symbol VIH(DC) VIL(DC) VREF 0.125 -0.30 VDDQ VREF 0.125 Unit Note
INPUT LOGIC LEVEL
Parameter Input logic High Input logic Symbol VIH(AC) VIL(AC) VREF 0.250 VREF 0.250 Unit Note
INPUT TEST CONDITIONS
Symbol VREF VSWING(MAX) SLEW Notes: Input waveform timing referenced input signal crossing through VREF level applied device under test. input signal minimum slew rate maintained over range from VREF VIH(ac) rising edges range from VREF VIL(ac) falling edges shown below figure. timings referenced with input waveforms switching from VIL(ac) VIH(ac) positive transitions VIH(ac) VIL(ac) negative transitions. Condition Input reference voltage Input signal maximum peak peak swing Input signal minimum slew rate Value VDDQ Units V/ns Notes
VSWING(MAX)
VDDQ VIH(ac) VIH(dc) VREF VIL(dc) VIL(ac)
delta Rising Slew VIH(ac)min VREF delta
delta Falling Slew VREF VIL(ac) delta
Figure Input Test Signal Waveform>
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs Differential Input logic Level
Symbol (ac) (ac) Parameter differential input voltage differential cross point voltage Min. VDDQ 0.175 Max. VDDQ VDDQ 0.175 Units Note
VIN(DC) specifies allowable execution each input differential pair such DQS, DQS, LDQS, LDQS, UDQS UDQS. VID(DC) specifies input differential voltage |VTR -VCP required switching, where true input (such DQS, LDQS UDQS) level complementary input (such DQS, LDQS UDQS) level. minimum value equal VIH(DC) VIL(DC).
VDDQ VSSQ
Differential signal levels
Notes: VID(AC) specifies input differential voltage |VTR -VCP required switching, where true input signal (such DQS, LDQS UDQS) complementary input signal (such DQS, LDQS UDQS). minimum value equal IH(AC) VIL(AC). typical value VIX(AC) expected about VDDQ transmitting device VIX(AC) expected track variations VDDQ VIX(AC) indicates voltage whitch differential input signals must cross.
Crossing point
DIFFERENTIAL OUTPUT PARAMETERS
Symbol (ac) Notes: typical value VOX(AC) expected about VDDQ transmitting device VOX(AC) expected track variations VDDQ VOX(AC) indicates voltage whitch differential output signals must cross. Parameter differential cross point voltage Min. VDDQ 0.125 Max. VDDQ 0.125 Units Note
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs OUTPUT BUFFER LEVELS OUTPUT TEST CONDITIONS
Symbol VOTR Notes: VDDQ device under test referenced. Parameter Output Timing Measurement Reference Level SSTL_18 VDDQ Units Notes
OUTPUT CURRENT DRIVE
Symbol IOH(dc) IOL(dc) Parameter Output Minimum Source Current Output Minimum Sink Current SSTl_18 13.4 13.4 Units Notes
Notes: VDDQ VOUT 1420 (VOUT VDDQ)/IOH must less than values VOUT between VDDQ VDDQ VDDQ VOUT VOUT/IOL must less than values VOUT between value VREF applied receiving device values IOH(dc) IOL(dc) based conditions given Notes They used test device drive current capability ensure plus noise margin minus noise margin delivered SSTL_18 receiver. actual current values derived shifting desired driver operating point along load line define convenient driver current measurement.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs Capacitance (VDD=1.8V,VDDQ=1.8V, TA=25. f=1MHz
256MB HYMP532S64[P]6
CKE, ODT,CS Address, RAS, CAS, DQS, Symbol Unit
512MB HYMP564S64[P]8
CKE, ODT, Address, RAS, CAS, DQS, Symbol Unit
512MB HYMP564S64[P]6
CKE, ODT,CS Address, RAS, CAS, DQS, Symbol 28.5 10.0 37.0 12.0 Unit
HYMP512S64M[P]8
CKE, ODT,CS Address, RAS, CAS, DQS, Notes: Pins under test tied GND. These value guaranteed design tested sample basis only. Symbol Unit
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs SPECIFICATIONS (TCASE 95oC)
256MB, DIMM HYMP532S64[P]6
Symbol IDD0 IDD1 IDD2P IDD2Q IDD2N IDD3P(F) IDD3P(S) IDD3N IDD4R IDD4W IDD5B IDD6 IDD6(L) IDD7 E3(DDR2 400@CL 1320 C4(DDR2 533@CL 1320 Unit note
512MB, DIMM HYMP564S64[P]8
Symbol IDD0 IDD1 IDD2P IDD2Q IDD2N IDD3P(F) IDD3P(S) IDD3N IDD4R IDD4W IDD5B IDD6 IDD6(L) IDD7 Notes: IDD6 current values guaranted Tcase max. E3(DDR2 400@CL3) 1040 1200 1320 1760 C4(DDR2 533@CL 1280 1440 1400 1760 Unit note
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs
512MB, DIMM HYMP564S64[P]6
Symbol IDD0 IDD1 IDD2P IDD2Q IDD2N IDD3P(F) IDD3P(S) IDD3N IDD4R IDD4W IDD5B IDD6 IDD6(L) IDD7 E3(DDR2 400@CL 1580 C4(DDR2 533@CL 1060 1180 1000 1620 Unit note
1GB, 128M DIMM HYMP112S64M[P]8
Symbol IDD0 IDD1 IDD2P IDD2Q IDD2N IDD3P(F) IDD3P(S) IDD3N IDD4R IDD4W IDD5B IDD6 IDD6(L) IDD7 Notes: IDD6 current values guaranted Tcase max. E3(DDR2 400@CL 1080 1160 1480 1640 1760 2200 C4(DDR2 533@CL 1240 1320 1040 1800 1960 1920 2280 Unit note
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs
Meauarement Conditions
Symbol IDD0 Conditions Operating bank active-precharge current; tCK(IDD), tRC(IDD), tRAS tRASmin(IDD);CKE HIGH, HIGH between valid commands;Address inputs SWITCHING;Data inputs SWITCHING Operating bank active-read-precharge curren IOUT 0mA;BL CL(IDD), tCK(IDD), (IDD), tRAS tRASmin(IDD), tRCD tRCD(IDD) HIGH, HIGH between valid commands Address inputs SWITCHING Data pattern same IDD4W Precharge power-down current banks idle tCK(IDD) Other control address inputs STABLE; Data inputs FLOATING Precharge quiet standby current;All banks idle; tCK(IDD);CKE HIGH, HIGH; Other control address inputs STABLE; Data inputs FLOATING Precharge standby current; banks idle; tCK(IDD); HIGH, HIGH; Other control address inputs SWITCHING; Data inputs SWITCHING Active power-down current; banks open; tCK(IDD); LOW; Fast Exit MRS(12) Other control address inputs STABLE; Data inputs FLOATSlow Exit MRS(12) Active standby current; banks open; tCK(IDD), tRAS tRASmax(IDD), =tRP(IDD); HIGH, HIGH between valid commands; Other control address inputs SWITCHING; Data inputs SWITCHING Operating burst write current; banks open, Continuous burst writes; CL(IDD), tCK(IDD), tRAS tRASmax(IDD), tRP(IDD); HIGH, HIGH between valid commands; Address inputs SWITCHING; Data inputs SWITCHING Operating burst read current; banks open, Continuous burst reads, IOUT 0mA; CL(IDD), tCK(IDD), tRAS tRASmax(IDD), tRP(IDD); HIGH, HIGH between valid commands; Address inputs SWITCHING;; Data pattern same IDD4W Burst refresh current; tCK(IDD); Refresh command every tRFC(IDD) interval; HIGH, HIGH between valid commands; Other control address inputs SWITCHING; Data inputs SWITCHING Self refresh current; 0.2V; Other control address inputs FLOATING; Data inputs FLOATING. IDD6 current values guaranted Tcase max. Operating bank interleave read current; bank interleaving reads, IOUT 0mA; CL(IDD), tRCD(IDD)-1*tCK(IDD); tCK(IDD), tRC(IDD), tRRD tRRD(IDD), tRCD 1*tCK(IDD); HIGH, HIGH between valid commands; Address inputs STABLE during DESELECTs; Data pattern same IDD4R; Refer following page detailed timing conditions Units
IDD1
IDD2P IDD2Q IDD2N
IDD3P
IDD3N
IDD4W
IDD4R
IDD5B
IDD6
IDD7
Notes: specifications tested after device properly initialized Input slew rate specified Parametric Test Condition parameters specified with disabled. Data consists DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS, UDQS. values must with combinations EMRS bits Definitions defined VILAC(max) HIGH defined VIHAC(min) STABLE defined inputs stable HIGH level FLOATING defined inputs VREF VDDQ/2 SWITCHING defined inputs changing between HIGH every other clock cycle (once clocks) address control signals, inputs changing between HIGH every other data transfer (once clock) signals including masks strobes.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs Electrical Characteristics Timings
Speed Bins CL,tRCD,tRP,tRC tRAS Corresponding
Speed Bin(CL-tRCD-tRP) Parameter Latency tRCD tRAS DDR2-533 (C4) 4-4-4 DDR2-400 (E3) 3-3-3 Unit
Timing Parameters Speed Grade
Parameter Data-Out edge Clock edge Skew DQS-Out edge Clock edge Skew Clock High Level Width Clock Level Width Clock Half Period System Clock Cycle Time input setup time input hold time input setup time(single-ended strobe) input hold time(single-ended strobe) Control Address input Pulse Width each input input pulse witdth each input pulse width each input Data-out high-impedance window from low-impedance time from CK/CK low-impedance time from CK/CK DQS-DQ skew associated signals hold skew factor DQ/DQS output hold time from First latching transition associated clock edge input high pulse width input pulse width falling edge setup time falling edge hold time from Mode register command cycle time Write postamble Write preamble Rev. Feb. 2005 Symbol tDQSCK tDS1 tDH1 tIPW tDIPW tLZ(DQS) tLZ(DQ) tDQSQ tQHS tDQSS tDQSH tDQSL tDSS tDSH tMRD tWPST tWPRE 0.35 2*tAC tQHS -0.25 0.35 0.35 0.35 +0.25 0.35 2*tAC tQHS -0.25 0.35 0.35 0.35 +0.25 DDR2-400 -600 -500 0.45 0.45 (tCL,tCH) 5000 0.55 0.55 8000 DDR2-533 -500 -450 0.45 0.45 (tCL,tCH) 3750 0.55 0.55 8000 Unit Note
1200pin Unbuffered DDR2 SDRAM SO-DIMMs
Continued Parameter Address control input setup time Address control input hold time Read preamble Read postamble Auto-Refresh Active/Auto-Refresh command period Active Active Delay page size Active Active Delay page size Four Activate Window page size Four Activate Window page size command delay Write recovery time Auto Precharge Write Recovery Precharge Time Write Read Command Delay Internal read precharge command delay Exit self refresh non-read command Exit self refresh read command Exit precharge power down non-read command Exit active power down read command Exit active power down read command (Slow exit, Lower power) minimum pulse width (high pulse width) turn-on delay turn-on turn-on(Power-Down mode) turn-off delay turn-off turn-off (Power-Down mode) power down entry latency power down exit latency drive mode output delay Minimum time clocks remains after asynchronously drops Average periodic Refresh Interval Notes: details notes, please refer relevant Hynix component datasheet(HY5PS12[8/16]21(L)F). TCASE 85°C 85°C TCASE 95°C
Symbol tRPRE tRPST tRFC tRRD tRRD tFAW tFAW tCCD tDAL tWTR tRTP tXSNR tXSRD tXARD tXARDS
DDR2-400 37.5 tWR+tRP tRFC tAC(min) tAC(min)+2 tAC(min) tAC(min)+2 tIS+tCK+tIH tAC(max)+ 2tCK+tAC( max)+1 tAC(max)+ 2.5tCK+tA C(max)+1
DDR2-533 37.5 tWR+tRP tRFC tAC(min) tAC(min)+2 tAC(min) tAC(min)+2 tIS+tCK+tIH tAC(max)+ 2tCK+tAC( max)+1 tAC(max)+ 2.5tCK+tA C(max)+1
Unit Note
AOND
tAON
tAONPD
AOFD
AOFPD
tANPD tAXPD tOIT tDelay tREFI tREFI
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs PACKAGE OUTLINE
32Mx64 HYMP532S64[P]6
Front
67.60
20.00
Side
3.80
4.00 +/-0.10
30.00
(Front)
20.00
1.00 0.10
6.00
11.40 2.70 4.20
2.45
47.40
11.40 2.40
Back
4.20
47.40
note: dimension Units millimeters. outline dimensions tolerances match JEDEC standard.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs PACKAGE OUTLINE
64Mx64 HYMP564S64[P]8
Front
67.60
20.00
Side
4.00 +/-0.10
30.00
(Front)
20.00
1.00 0.10
6.00
11.40 2.70 4.20
2.45
11.40 2.40
Back
4.20
47.40
note: note: dimension Units millimeters. dimension Units millimeters. outline dimensions tolerances match JEDEC standard. outline dimensions tolerances match JEDEC standard.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs PACKAGE OUTLINE
64Mx64 HYMP564S64[P]6
Front
67.60
20.00
Side
3.80
4.00 +/-0.10
30.00
(Front)
20.00
1.00 0.10
6.00
11.40 2.70 4.20
2.45
47.40
11.40 2.40
Back
4.20
47.40
note: dimension units millimeters. outline dimensions tolerances match JEDEC standard.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs PACKAGE OUTLINE
128Mx64 HYMP112S64M[P]8
Front
67.60
Side
20.00
4.00 +/-0.10
30.00
20.00
11.40 2.70 4.20
2.45
1.00 0.10
6.00
11.40 2.40
Back
4.20
47.40
note: dimension Units millimeters. outline dimensions tolerances match JEDEC standard.
Rev. Feb. 2005
1200pin Unbuffered DDR2 SDRAM SO-DIMMs REVISION HISTORY
Revision History First Version Release Data sheet coverage changed from individual module part component based module family. Date Feb.2005 Remark
Rev. Feb. 2005
Other recent searches
USB97C242 - USB97C242 USB97C242 Datasheet
TPA6203A1 - TPA6203A1 TPA6203A1 Datasheet
SSM6N48FU - SSM6N48FU SSM6N48FU Datasheet
RN2901AFS - RN2901AFS RN2901AFS Datasheet
RN2906AFS - RN2906AFS RN2906AFS Datasheet
RN2902AFS - RN2902AFS RN2902AFS Datasheet
RN2903AFS - RN2903AFS RN2903AFS Datasheet
RN2904AFS - RN2904AFS RN2904AFS Datasheet
RN2905AFS - RN2905AFS RN2905AFS Datasheet
E2415KS-1W - E2415KS-1W E2415KS-1W Datasheet
Am79M535 - Am79M535 Am79M535 Datasheet
Privacy Policy | Disclaimer
© 2012 Datasheet Archive
